Frequency synthesizer

A frequency synthesizer includes a delay unit, a phase loop, a control unit, and a frequency divider. The delay unit is utilized for receiving a reference signal and delaying the reference signal according to a delay parameter, so as to generate a delay reference signal. The phase loop is utilized f...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHEN, HSIANGIH, HSIN, TUNGNG
Format: Patent
Sprache:chi ; eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHEN, HSIANGIH
HSIN, TUNGNG
description A frequency synthesizer includes a delay unit, a phase loop, a control unit, and a frequency divider. The delay unit is utilized for receiving a reference signal and delaying the reference signal according to a delay parameter, so as to generate a delay reference signal. The phase loop is utilized for generating an output signal according to the delay reference signal and a feedback frequency dividing signal. The control unit is utilized for generating the delay parameter and a frequency dividing parameter according to a target magnification factor. The frequency divider is utilized for dividing the frequency of the output signal according to the frequency dividing parameter.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW201340616A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW201340616A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW201340616A3</originalsourceid><addsrcrecordid>eNrjZBB1K0otLE3NS65UKK7MK8lILc6sSi3iYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxIeFGBobGJgZmhmaOxsSoAQCmkiG4</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Frequency synthesizer</title><source>esp@cenet</source><creator>CHEN, HSIANGIH ; HSIN, TUNGNG</creator><creatorcontrib>CHEN, HSIANGIH ; HSIN, TUNGNG</creatorcontrib><description>A frequency synthesizer includes a delay unit, a phase loop, a control unit, and a frequency divider. The delay unit is utilized for receiving a reference signal and delaying the reference signal according to a delay parameter, so as to generate a delay reference signal. The phase loop is utilized for generating an output signal according to the delay reference signal and a feedback frequency dividing signal. The control unit is utilized for generating the delay parameter and a frequency dividing parameter according to a target magnification factor. The frequency divider is utilized for dividing the frequency of the output signal according to the frequency dividing parameter.</description><language>chi ; eng</language><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES ; BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20131001&amp;DB=EPODOC&amp;CC=TW&amp;NR=201340616A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20131001&amp;DB=EPODOC&amp;CC=TW&amp;NR=201340616A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHEN, HSIANGIH</creatorcontrib><creatorcontrib>HSIN, TUNGNG</creatorcontrib><title>Frequency synthesizer</title><description>A frequency synthesizer includes a delay unit, a phase loop, a control unit, and a frequency divider. The delay unit is utilized for receiving a reference signal and delaying the reference signal according to a delay parameter, so as to generate a delay reference signal. The phase loop is utilized for generating an output signal according to the delay reference signal and a feedback frequency dividing signal. The control unit is utilized for generating the delay parameter and a frequency dividing parameter according to a target magnification factor. The frequency divider is utilized for dividing the frequency of the output signal according to the frequency dividing parameter.</description><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBB1K0otLE3NS65UKK7MK8lILc6sSi3iYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxIeFGBobGJgZmhmaOxsSoAQCmkiG4</recordid><startdate>20131001</startdate><enddate>20131001</enddate><creator>CHEN, HSIANGIH</creator><creator>HSIN, TUNGNG</creator><scope>EVB</scope></search><sort><creationdate>20131001</creationdate><title>Frequency synthesizer</title><author>CHEN, HSIANGIH ; HSIN, TUNGNG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW201340616A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2013</creationdate><topic>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>CHEN, HSIANGIH</creatorcontrib><creatorcontrib>HSIN, TUNGNG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHEN, HSIANGIH</au><au>HSIN, TUNGNG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Frequency synthesizer</title><date>2013-10-01</date><risdate>2013</risdate><abstract>A frequency synthesizer includes a delay unit, a phase loop, a control unit, and a frequency divider. The delay unit is utilized for receiving a reference signal and delaying the reference signal according to a delay parameter, so as to generate a delay reference signal. The phase loop is utilized for generating an output signal according to the delay reference signal and a feedback frequency dividing signal. The control unit is utilized for generating the delay parameter and a frequency dividing parameter according to a target magnification factor. The frequency divider is utilized for dividing the frequency of the output signal according to the frequency dividing parameter.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_TW201340616A
source esp@cenet
subjects AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
title Frequency synthesizer
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-22T15%3A49%3A57IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHEN,%20HSIANGIH&rft.date=2013-10-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW201340616A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true