Efficient utilization of a multi-source network of control logic to achieve timing closure in a clocked logic circuit
A method, system, and computer program product are provided for achieving timing closure in a clocked logic circuit. For each local clock buffer in a set of local clock buffers, a logic synthesis tool determines a clock control signal input from a set of clock control signal inputs that will drive a...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | chi ; eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | TUCKER, KRISTEN M ROSSER, THOMAS E POUARZ, TRAVIS W CURLEY, LAWRENCE D ISAKSON, JOHN M METS, ARJEN |
| description | A method, system, and computer program product are provided for achieving timing closure in a clocked logic circuit. For each local clock buffer in a set of local clock buffers, a logic synthesis tool determines a clock control signal input from a set of clock control signal inputs that will drive a clock control signal to the local clock buffer at a target frequency such that a first timing constraint may be met. The operation performed by the logic synthesis tool forms a determined clock control signal input. Responsive to the logic synthesis tool determining the determined clock control signal input, the logic synthesis tool couples the local clock buffer to the determined clock control signal input that drives the clock control signal to the local clock buffer at the target frequency to achieve timing closure in the clocked logic circuit. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW200912603A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW200912603A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW200912603A3</originalsourceid><addsrcrecordid>eNqNjUEKwjAQRbtxIeodxgMUYguCS5GKByi4LGGc1KFppiQTBU9vhR7A1efxH_-vi9w4x8gUFLKy549VlgDiwMKYvXKZJEckCKRvicOvQQkaxYOXnhFUwOKT6UWgPHLoAb2kHAk4zCMz4ECPRUaOmFm3xcpZn2i35KbYX5v2citpko7SZJHmv669V8acDtXR1Of6H-cL3mNFPw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Efficient utilization of a multi-source network of control logic to achieve timing closure in a clocked logic circuit</title><source>esp@cenet</source><creator>TUCKER, KRISTEN M ; ROSSER, THOMAS E ; POUARZ, TRAVIS W ; CURLEY, LAWRENCE D ; ISAKSON, JOHN M ; METS, ARJEN</creator><creatorcontrib>TUCKER, KRISTEN M ; ROSSER, THOMAS E ; POUARZ, TRAVIS W ; CURLEY, LAWRENCE D ; ISAKSON, JOHN M ; METS, ARJEN</creatorcontrib><description>A method, system, and computer program product are provided for achieving timing closure in a clocked logic circuit. For each local clock buffer in a set of local clock buffers, a logic synthesis tool determines a clock control signal input from a set of clock control signal inputs that will drive a clock control signal to the local clock buffer at a target frequency such that a first timing constraint may be met. The operation performed by the logic synthesis tool forms a determined clock control signal input. Responsive to the logic synthesis tool determining the determined clock control signal input, the logic synthesis tool couples the local clock buffer to the determined clock control signal input that drives the clock control signal to the local clock buffer at the target frequency to achieve timing closure in the clocked logic circuit.</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090316&DB=EPODOC&CC=TW&NR=200912603A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090316&DB=EPODOC&CC=TW&NR=200912603A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TUCKER, KRISTEN M</creatorcontrib><creatorcontrib>ROSSER, THOMAS E</creatorcontrib><creatorcontrib>POUARZ, TRAVIS W</creatorcontrib><creatorcontrib>CURLEY, LAWRENCE D</creatorcontrib><creatorcontrib>ISAKSON, JOHN M</creatorcontrib><creatorcontrib>METS, ARJEN</creatorcontrib><title>Efficient utilization of a multi-source network of control logic to achieve timing closure in a clocked logic circuit</title><description>A method, system, and computer program product are provided for achieving timing closure in a clocked logic circuit. For each local clock buffer in a set of local clock buffers, a logic synthesis tool determines a clock control signal input from a set of clock control signal inputs that will drive a clock control signal to the local clock buffer at a target frequency such that a first timing constraint may be met. The operation performed by the logic synthesis tool forms a determined clock control signal input. Responsive to the logic synthesis tool determining the determined clock control signal input, the logic synthesis tool couples the local clock buffer to the determined clock control signal input that drives the clock control signal to the local clock buffer at the target frequency to achieve timing closure in the clocked logic circuit.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjUEKwjAQRbtxIeodxgMUYguCS5GKByi4LGGc1KFppiQTBU9vhR7A1efxH_-vi9w4x8gUFLKy549VlgDiwMKYvXKZJEckCKRvicOvQQkaxYOXnhFUwOKT6UWgPHLoAb2kHAk4zCMz4ECPRUaOmFm3xcpZn2i35KbYX5v2citpko7SZJHmv669V8acDtXR1Of6H-cL3mNFPw</recordid><startdate>20090316</startdate><enddate>20090316</enddate><creator>TUCKER, KRISTEN M</creator><creator>ROSSER, THOMAS E</creator><creator>POUARZ, TRAVIS W</creator><creator>CURLEY, LAWRENCE D</creator><creator>ISAKSON, JOHN M</creator><creator>METS, ARJEN</creator><scope>EVB</scope></search><sort><creationdate>20090316</creationdate><title>Efficient utilization of a multi-source network of control logic to achieve timing closure in a clocked logic circuit</title><author>TUCKER, KRISTEN M ; ROSSER, THOMAS E ; POUARZ, TRAVIS W ; CURLEY, LAWRENCE D ; ISAKSON, JOHN M ; METS, ARJEN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW200912603A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2009</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>TUCKER, KRISTEN M</creatorcontrib><creatorcontrib>ROSSER, THOMAS E</creatorcontrib><creatorcontrib>POUARZ, TRAVIS W</creatorcontrib><creatorcontrib>CURLEY, LAWRENCE D</creatorcontrib><creatorcontrib>ISAKSON, JOHN M</creatorcontrib><creatorcontrib>METS, ARJEN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TUCKER, KRISTEN M</au><au>ROSSER, THOMAS E</au><au>POUARZ, TRAVIS W</au><au>CURLEY, LAWRENCE D</au><au>ISAKSON, JOHN M</au><au>METS, ARJEN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Efficient utilization of a multi-source network of control logic to achieve timing closure in a clocked logic circuit</title><date>2009-03-16</date><risdate>2009</risdate><abstract>A method, system, and computer program product are provided for achieving timing closure in a clocked logic circuit. For each local clock buffer in a set of local clock buffers, a logic synthesis tool determines a clock control signal input from a set of clock control signal inputs that will drive a clock control signal to the local clock buffer at a target frequency such that a first timing constraint may be met. The operation performed by the logic synthesis tool forms a determined clock control signal input. Responsive to the logic synthesis tool determining the determined clock control signal input, the logic synthesis tool couples the local clock buffer to the determined clock control signal input that drives the clock control signal to the local clock buffer at the target frequency to achieve timing closure in the clocked logic circuit.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | chi ; eng |
| recordid | cdi_epo_espacenet_TW200912603A |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | Efficient utilization of a multi-source network of control logic to achieve timing closure in a clocked logic circuit |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-19T14%3A42%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TUCKER,%20KRISTEN%20M&rft.date=2009-03-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW200912603A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |