System and method for converting and assisting generation of layout data

System and method for converting and assisting generation of layout data

The invention provides a system and method for converting and assisting generation of layout data, which can convert the output file generated by the circuit design software (e.g. Concept HDL) and proceed the automatic adjustment regarding the item field with abnormal attribute in addition to the ro...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHEN, SHU-YUN, TING, WEI-FAN, WU, FUUNG, CHIAO, CHUNG-HUA, PENG, KUANG-YU
Format: Patent
Sprache:chi ; eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHEN, SHU-YUN
TING, WEI-FAN
WU, FUUNG
CHIAO, CHUNG-HUA
PENG, KUANG-YU
description The invention provides a system and method for converting and assisting generation of layout data, which can convert the output file generated by the circuit design software (e.g. Concept HDL) and proceed the automatic adjustment regarding the item field with abnormal attribute in addition to the routine setup. Meanwhile, it provides a user interface with highlight for user to self-edit the contents. Lastly, the conversion file compatible with the circuit distribution software (e.g. Allegro) is outputted to assist the subsequent actual layout processing.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_TW200515222A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>TW200515222A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_TW200515222A3</originalsourceid><addsrcrecordid>eNrjZPAIriwuSc1VSMxLUchNLcnIT1FIyy9SSM7PK0stKsnMSwfLJBYXZxaDeempealFiSWZ-XkK-WkKOYmV-aUlCimJJYk8DKxpiTnFqbxQmptB0c01xNlDN7UgPz61uCAxGaizJD4k3MjAwNTQ1MjIyNGYGDUAuTI0iQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>System and method for converting and assisting generation of layout data</title><source>esp@cenet</source><creator>CHEN, SHU-YUN ; TING, WEI-FAN ; WU, FUUNG ; CHIAO, CHUNG-HUA ; PENG, KUANG-YU</creator><creatorcontrib>CHEN, SHU-YUN ; TING, WEI-FAN ; WU, FUUNG ; CHIAO, CHUNG-HUA ; PENG, KUANG-YU</creatorcontrib><description>The invention provides a system and method for converting and assisting generation of layout data, which can convert the output file generated by the circuit design software (e.g. Concept HDL) and proceed the automatic adjustment regarding the item field with abnormal attribute in addition to the routine setup. Meanwhile, it provides a user interface with highlight for user to self-edit the contents. Lastly, the conversion file compatible with the circuit distribution software (e.g. Allegro) is outputted to assist the subsequent actual layout processing.</description><language>chi ; eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2005</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20050501&amp;DB=EPODOC&amp;CC=TW&amp;NR=200515222A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20050501&amp;DB=EPODOC&amp;CC=TW&amp;NR=200515222A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHEN, SHU-YUN</creatorcontrib><creatorcontrib>TING, WEI-FAN</creatorcontrib><creatorcontrib>WU, FUUNG</creatorcontrib><creatorcontrib>CHIAO, CHUNG-HUA</creatorcontrib><creatorcontrib>PENG, KUANG-YU</creatorcontrib><title>System and method for converting and assisting generation of layout data</title><description>The invention provides a system and method for converting and assisting generation of layout data, which can convert the output file generated by the circuit design software (e.g. Concept HDL) and proceed the automatic adjustment regarding the item field with abnormal attribute in addition to the routine setup. Meanwhile, it provides a user interface with highlight for user to self-edit the contents. Lastly, the conversion file compatible with the circuit distribution software (e.g. Allegro) is outputted to assist the subsequent actual layout processing.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2005</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPAIriwuSc1VSMxLUchNLcnIT1FIyy9SSM7PK0stKsnMSwfLJBYXZxaDeempealFiSWZ-XkK-WkKOYmV-aUlCimJJYk8DKxpiTnFqbxQmptB0c01xNlDN7UgPz61uCAxGaizJD4k3MjAwNTQ1MjIyNGYGDUAuTI0iQ</recordid><startdate>20050501</startdate><enddate>20050501</enddate><creator>CHEN, SHU-YUN</creator><creator>TING, WEI-FAN</creator><creator>WU, FUUNG</creator><creator>CHIAO, CHUNG-HUA</creator><creator>PENG, KUANG-YU</creator><scope>EVB</scope></search><sort><creationdate>20050501</creationdate><title>System and method for converting and assisting generation of layout data</title><author>CHEN, SHU-YUN ; TING, WEI-FAN ; WU, FUUNG ; CHIAO, CHUNG-HUA ; PENG, KUANG-YU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_TW200515222A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>chi ; eng</language><creationdate>2005</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>CHEN, SHU-YUN</creatorcontrib><creatorcontrib>TING, WEI-FAN</creatorcontrib><creatorcontrib>WU, FUUNG</creatorcontrib><creatorcontrib>CHIAO, CHUNG-HUA</creatorcontrib><creatorcontrib>PENG, KUANG-YU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHEN, SHU-YUN</au><au>TING, WEI-FAN</au><au>WU, FUUNG</au><au>CHIAO, CHUNG-HUA</au><au>PENG, KUANG-YU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>System and method for converting and assisting generation of layout data</title><date>2005-05-01</date><risdate>2005</risdate><abstract>The invention provides a system and method for converting and assisting generation of layout data, which can convert the output file generated by the circuit design software (e.g. Concept HDL) and proceed the automatic adjustment regarding the item field with abnormal attribute in addition to the routine setup. Meanwhile, it provides a user interface with highlight for user to self-edit the contents. Lastly, the conversion file compatible with the circuit distribution software (e.g. Allegro) is outputted to assist the subsequent actual layout processing.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language chi ; eng
recordid cdi_epo_espacenet_TW200515222A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title System and method for converting and assisting generation of layout data
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-23T17%3A19%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHEN,%20SHU-YUN&rft.date=2005-05-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ETW200515222A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true