LOGIC ELEMENT, EXCLUDING FALSE SIGNAL AT THE OUTPUT

LOGIC ELEMENT, EXCLUDING FALSE SIGNAL AT THE OUTPUT

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LISENKOV VIKTOR M,SU, POPOV SERGEJ T,SU, SIROTKIN VLADIMIR I,SU, ARKATOV VIKTOR S,SU
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LISENKOV VIKTOR M,SU
POPOV SERGEJ T,SU
SIROTKIN VLADIMIR I,SU
ARKATOV VIKTOR S,SU
description
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_SU915238A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>SU915238A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_SU915238A13</originalsourceid><addsrcrecordid>eNrjZDD28Xf3dFZw9XH1dfUL0VFwjXD2CXXx9HNXcHP0CXZVCPZ093P0UXAMUQjxcFXwDw0JCA3hYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXxwaGWhqZGxhaOhsaEVQAA7sEmNQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>LOGIC ELEMENT, EXCLUDING FALSE SIGNAL AT THE OUTPUT</title><source>esp@cenet</source><creator>LISENKOV VIKTOR M,SU ; POPOV SERGEJ T,SU ; SIROTKIN VLADIMIR I,SU ; ARKATOV VIKTOR S,SU</creator><creatorcontrib>LISENKOV VIKTOR M,SU ; POPOV SERGEJ T,SU ; SIROTKIN VLADIMIR I,SU ; ARKATOV VIKTOR S,SU</creatorcontrib><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>1982</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19820323&amp;DB=EPODOC&amp;CC=SU&amp;NR=915238A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19820323&amp;DB=EPODOC&amp;CC=SU&amp;NR=915238A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LISENKOV VIKTOR M,SU</creatorcontrib><creatorcontrib>POPOV SERGEJ T,SU</creatorcontrib><creatorcontrib>SIROTKIN VLADIMIR I,SU</creatorcontrib><creatorcontrib>ARKATOV VIKTOR S,SU</creatorcontrib><title>LOGIC ELEMENT, EXCLUDING FALSE SIGNAL AT THE OUTPUT</title><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1982</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDD28Xf3dFZw9XH1dfUL0VFwjXD2CXXx9HNXcHP0CXZVCPZ093P0UXAMUQjxcFXwDw0JCA3hYWBNS8wpTuWF0twM8m6uIc4euqkF-fGpxQWJyal5qSXxwaGWhqZGxhaOhsaEVQAA7sEmNQ</recordid><startdate>19820323</startdate><enddate>19820323</enddate><creator>LISENKOV VIKTOR M,SU</creator><creator>POPOV SERGEJ T,SU</creator><creator>SIROTKIN VLADIMIR I,SU</creator><creator>ARKATOV VIKTOR S,SU</creator><scope>EVB</scope></search><sort><creationdate>19820323</creationdate><title>LOGIC ELEMENT, EXCLUDING FALSE SIGNAL AT THE OUTPUT</title><author>LISENKOV VIKTOR M,SU ; POPOV SERGEJ T,SU ; SIROTKIN VLADIMIR I,SU ; ARKATOV VIKTOR S,SU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_SU915238A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1982</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>LISENKOV VIKTOR M,SU</creatorcontrib><creatorcontrib>POPOV SERGEJ T,SU</creatorcontrib><creatorcontrib>SIROTKIN VLADIMIR I,SU</creatorcontrib><creatorcontrib>ARKATOV VIKTOR S,SU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LISENKOV VIKTOR M,SU</au><au>POPOV SERGEJ T,SU</au><au>SIROTKIN VLADIMIR I,SU</au><au>ARKATOV VIKTOR S,SU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>LOGIC ELEMENT, EXCLUDING FALSE SIGNAL AT THE OUTPUT</title><date>1982-03-23</date><risdate>1982</risdate><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_SU915238A1
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
title LOGIC ELEMENT, EXCLUDING FALSE SIGNAL AT THE OUTPUT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T17%3A51%3A35IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LISENKOV%20VIKTOR%20M,SU&rft.date=1982-03-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ESU915238A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true