Method for adhering and sealing a silicon chip in an integrated package

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YEW CHEE KIANG, ENG KIAN TENG, CHAN BOON PEW, TOH TUCK FOOK, CHAN MIN YU, LOW SIU WAF, GOH JING SUA, YEE PAK HONG
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YEW CHEE KIANG
ENG KIAN TENG
CHAN BOON PEW
TOH TUCK FOOK
CHAN MIN YU
LOW SIU WAF
GOH JING SUA
YEE PAK HONG
description
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_SG73457A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>SG73457A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_SG73457A13</originalsourceid><addsrcrecordid>eNrjZHD3TS3JyE9RSMsvUkhMyUgtysxLV0jMS1EoTk3MAbMVijNzMpPz8xSSMzILFDLzgLJAsiQ1vSixJDVFoSAxOTsxPZWHgTUtMac4lRdKczPIubmGOHvophbkx6cWA1Wl5qWWxAe7mxubmJo7GhoTVAAA3TMx_w</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for adhering and sealing a silicon chip in an integrated package</title><source>esp@cenet</source><creator>YEW CHEE KIANG ; ENG KIAN TENG ; CHAN BOON PEW ; TOH TUCK FOOK ; CHAN MIN YU ; LOW SIU WAF ; GOH JING SUA ; YEE PAK HONG</creator><creatorcontrib>YEW CHEE KIANG ; ENG KIAN TENG ; CHAN BOON PEW ; TOH TUCK FOOK ; CHAN MIN YU ; LOW SIU WAF ; GOH JING SUA ; YEE PAK HONG</creatorcontrib><edition>7</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2000</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20000620&amp;DB=EPODOC&amp;CC=SG&amp;NR=73457A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20000620&amp;DB=EPODOC&amp;CC=SG&amp;NR=73457A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YEW CHEE KIANG</creatorcontrib><creatorcontrib>ENG KIAN TENG</creatorcontrib><creatorcontrib>CHAN BOON PEW</creatorcontrib><creatorcontrib>TOH TUCK FOOK</creatorcontrib><creatorcontrib>CHAN MIN YU</creatorcontrib><creatorcontrib>LOW SIU WAF</creatorcontrib><creatorcontrib>GOH JING SUA</creatorcontrib><creatorcontrib>YEE PAK HONG</creatorcontrib><title>Method for adhering and sealing a silicon chip in an integrated package</title><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2000</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHD3TS3JyE9RSMsvUkhMyUgtysxLV0jMS1EoTk3MAbMVijNzMpPz8xSSMzILFDLzgLJAsiQ1vSixJDVFoSAxOTsxPZWHgTUtMac4lRdKczPIubmGOHvophbkx6cWA1Wl5qWWxAe7mxubmJo7GhoTVAAA3TMx_w</recordid><startdate>20000620</startdate><enddate>20000620</enddate><creator>YEW CHEE KIANG</creator><creator>ENG KIAN TENG</creator><creator>CHAN BOON PEW</creator><creator>TOH TUCK FOOK</creator><creator>CHAN MIN YU</creator><creator>LOW SIU WAF</creator><creator>GOH JING SUA</creator><creator>YEE PAK HONG</creator><scope>EVB</scope></search><sort><creationdate>20000620</creationdate><title>Method for adhering and sealing a silicon chip in an integrated package</title><author>YEW CHEE KIANG ; ENG KIAN TENG ; CHAN BOON PEW ; TOH TUCK FOOK ; CHAN MIN YU ; LOW SIU WAF ; GOH JING SUA ; YEE PAK HONG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_SG73457A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2000</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>YEW CHEE KIANG</creatorcontrib><creatorcontrib>ENG KIAN TENG</creatorcontrib><creatorcontrib>CHAN BOON PEW</creatorcontrib><creatorcontrib>TOH TUCK FOOK</creatorcontrib><creatorcontrib>CHAN MIN YU</creatorcontrib><creatorcontrib>LOW SIU WAF</creatorcontrib><creatorcontrib>GOH JING SUA</creatorcontrib><creatorcontrib>YEE PAK HONG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YEW CHEE KIANG</au><au>ENG KIAN TENG</au><au>CHAN BOON PEW</au><au>TOH TUCK FOOK</au><au>CHAN MIN YU</au><au>LOW SIU WAF</au><au>GOH JING SUA</au><au>YEE PAK HONG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for adhering and sealing a silicon chip in an integrated package</title><date>2000-06-20</date><risdate>2000</risdate><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_SG73457A1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title Method for adhering and sealing a silicon chip in an integrated package
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-25T21%3A58%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YEW%20CHEE%20KIANG&rft.date=2000-06-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ESG73457A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true