LOWER IC PACKAGE STRUCTURE FOR COUPLING WITH AN UPPER IC PACKAGE TO FORM A PACKAGE-ON-PACKAGE (POP) ASSEMBLY AND POP ASSEMBLY INCLUDING SUCH A LOWER IC PACKAGE STRUCTURE
Disclosed are embodiments of a lower integrated circuit (IC) package structure for a package-on-package (PoP) assembly. The lower IC package structure includes an interposer having pads to mate with terminals of an upper IC package. An encapsulant material is disposed in the lower IC package, and th...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | WONG, SHAW FONG LOH, WEI KEAT WONG, AU SEONG ONG, KANG EU |
description | Disclosed are embodiments of a lower integrated circuit (IC) package structure for a package-on-package (PoP) assembly. The lower IC package structure includes an interposer having pads to mate with terminals of an upper IC package. An encapsulant material is disposed in the lower IC package, and this encapsulant may be disposed proximate one or more IC die. An upper IC package may be coupled with the lower IC package to form a PoP assembly. Such a PoP assembly may be disposed on a mainboard or other circuit board, and may form part of a computing system. Other embodiments are described and claimed. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_SG191002A1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>SG191002A1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_SG191002A13</originalsourceid><addsrcrecordid>eNrjZFjp4x_uGqTg6awQ4Ojs7ejuqhAcEhTqHBIa5Krg5h-k4OwfGuDj6eeuEO4Z4qHg6KcQGhCAqj7EH6TQV8ERJqLr76cLk9QI8A_QVHAMDnb1dfKJBOp3UQCKIAQ8_Zx9Ql1A5geHOgPNV8DtHB4G1rTEnOJUXijNzSDv5hri7KGbWpAfn1pckJicmpdaEh_sbmhpaGBg5GhoTFgFABlyRW8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>LOWER IC PACKAGE STRUCTURE FOR COUPLING WITH AN UPPER IC PACKAGE TO FORM A PACKAGE-ON-PACKAGE (POP) ASSEMBLY AND POP ASSEMBLY INCLUDING SUCH A LOWER IC PACKAGE STRUCTURE</title><source>esp@cenet</source><creator>WONG, SHAW FONG ; LOH, WEI KEAT ; WONG, AU SEONG ; ONG, KANG EU</creator><creatorcontrib>WONG, SHAW FONG ; LOH, WEI KEAT ; WONG, AU SEONG ; ONG, KANG EU</creatorcontrib><description>Disclosed are embodiments of a lower integrated circuit (IC) package structure for a package-on-package (PoP) assembly. The lower IC package structure includes an interposer having pads to mate with terminals of an upper IC package. An encapsulant material is disposed in the lower IC package, and this encapsulant may be disposed proximate one or more IC die. An upper IC package may be coupled with the lower IC package to form a PoP assembly. Such a PoP assembly may be disposed on a mainboard or other circuit board, and may form part of a computing system. Other embodiments are described and claimed.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20130731&DB=EPODOC&CC=SG&NR=191002A1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20130731&DB=EPODOC&CC=SG&NR=191002A1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WONG, SHAW FONG</creatorcontrib><creatorcontrib>LOH, WEI KEAT</creatorcontrib><creatorcontrib>WONG, AU SEONG</creatorcontrib><creatorcontrib>ONG, KANG EU</creatorcontrib><title>LOWER IC PACKAGE STRUCTURE FOR COUPLING WITH AN UPPER IC PACKAGE TO FORM A PACKAGE-ON-PACKAGE (POP) ASSEMBLY AND POP ASSEMBLY INCLUDING SUCH A LOWER IC PACKAGE STRUCTURE</title><description>Disclosed are embodiments of a lower integrated circuit (IC) package structure for a package-on-package (PoP) assembly. The lower IC package structure includes an interposer having pads to mate with terminals of an upper IC package. An encapsulant material is disposed in the lower IC package, and this encapsulant may be disposed proximate one or more IC die. An upper IC package may be coupled with the lower IC package to form a PoP assembly. Such a PoP assembly may be disposed on a mainboard or other circuit board, and may form part of a computing system. Other embodiments are described and claimed.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFjp4x_uGqTg6awQ4Ojs7ejuqhAcEhTqHBIa5Krg5h-k4OwfGuDj6eeuEO4Z4qHg6KcQGhCAqj7EH6TQV8ERJqLr76cLk9QI8A_QVHAMDnb1dfKJBOp3UQCKIAQ8_Zx9Ql1A5geHOgPNV8DtHB4G1rTEnOJUXijNzSDv5hri7KGbWpAfn1pckJicmpdaEh_sbmhpaGBg5GhoTFgFABlyRW8</recordid><startdate>20130731</startdate><enddate>20130731</enddate><creator>WONG, SHAW FONG</creator><creator>LOH, WEI KEAT</creator><creator>WONG, AU SEONG</creator><creator>ONG, KANG EU</creator><scope>EVB</scope></search><sort><creationdate>20130731</creationdate><title>LOWER IC PACKAGE STRUCTURE FOR COUPLING WITH AN UPPER IC PACKAGE TO FORM A PACKAGE-ON-PACKAGE (POP) ASSEMBLY AND POP ASSEMBLY INCLUDING SUCH A LOWER IC PACKAGE STRUCTURE</title><author>WONG, SHAW FONG ; LOH, WEI KEAT ; WONG, AU SEONG ; ONG, KANG EU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_SG191002A13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>WONG, SHAW FONG</creatorcontrib><creatorcontrib>LOH, WEI KEAT</creatorcontrib><creatorcontrib>WONG, AU SEONG</creatorcontrib><creatorcontrib>ONG, KANG EU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WONG, SHAW FONG</au><au>LOH, WEI KEAT</au><au>WONG, AU SEONG</au><au>ONG, KANG EU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>LOWER IC PACKAGE STRUCTURE FOR COUPLING WITH AN UPPER IC PACKAGE TO FORM A PACKAGE-ON-PACKAGE (POP) ASSEMBLY AND POP ASSEMBLY INCLUDING SUCH A LOWER IC PACKAGE STRUCTURE</title><date>2013-07-31</date><risdate>2013</risdate><abstract>Disclosed are embodiments of a lower integrated circuit (IC) package structure for a package-on-package (PoP) assembly. The lower IC package structure includes an interposer having pads to mate with terminals of an upper IC package. An encapsulant material is disposed in the lower IC package, and this encapsulant may be disposed proximate one or more IC die. An upper IC package may be coupled with the lower IC package to form a PoP assembly. Such a PoP assembly may be disposed on a mainboard or other circuit board, and may form part of a computing system. Other embodiments are described and claimed.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_SG191002A1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | LOWER IC PACKAGE STRUCTURE FOR COUPLING WITH AN UPPER IC PACKAGE TO FORM A PACKAGE-ON-PACKAGE (POP) ASSEMBLY AND POP ASSEMBLY INCLUDING SUCH A LOWER IC PACKAGE STRUCTURE |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T22%3A33%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WONG,%20SHAW%20FONG&rft.date=2013-07-31&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ESG191002A1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |