INSTRUCTION-BASED SYNCHRONIZATION OF OPERATIONS INCLUDING AT LEAST ONE SIMD SCATTER OPERATION

INSTRUCTION-BASED SYNCHRONIZATION OF OPERATIONS INCLUDING AT LEAST ONE SIMD SCATTER OPERATION

A method of determining an execution order of memory operations performed by a processor includes executing at least one single-instruction, multiple-data (SIMD) scatter operation by the processor to store data to a memory. The method further includes executing one or more instructions by the proces...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MAHURIN, Eric, CODRESCU, Lucian
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MAHURIN, Eric
CODRESCU, Lucian
description A method of determining an execution order of memory operations performed by a processor includes executing at least one single-instruction, multiple-data (SIMD) scatter operation by the processor to store data to a memory. The method further includes executing one or more instructions by the processor to determine the execution order of a set of memory operations. The set of memory operations includes the at least one SIMD scatter operation.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_SG11201901235TA</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>SG11201901235TA</sourcerecordid><originalsourceid>FETCH-epo_espacenet_SG11201901235TA3</originalsourceid><addsrcrecordid>eNrjZIj19AsOCQp1DvH099N1cgx2dVEIjvRz9gjy9_OMcgSJKvi7KfgHuAaBOcEKnn7OPqEunn7uCo4hCj6ujsEhCv5-rgrBnr5Anc6OISGuQQjlPAysaYk5xam8UJqbQcXNNcTZQze1ID8-tbggMTk1L7UkPtjd0NDIwNDSwNDI2DTE0ZhIZQBxDDSQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INSTRUCTION-BASED SYNCHRONIZATION OF OPERATIONS INCLUDING AT LEAST ONE SIMD SCATTER OPERATION</title><source>esp@cenet</source><creator>MAHURIN, Eric ; CODRESCU, Lucian</creator><creatorcontrib>MAHURIN, Eric ; CODRESCU, Lucian</creatorcontrib><description>A method of determining an execution order of memory operations performed by a processor includes executing at least one single-instruction, multiple-data (SIMD) scatter operation by the processor to store data to a memory. The method further includes executing one or more instructions by the processor to determine the execution order of a set of memory operations. The set of memory operations includes the at least one SIMD scatter operation.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2019</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190429&amp;DB=EPODOC&amp;CC=SG&amp;NR=11201901235TA$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76290</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20190429&amp;DB=EPODOC&amp;CC=SG&amp;NR=11201901235TA$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MAHURIN, Eric</creatorcontrib><creatorcontrib>CODRESCU, Lucian</creatorcontrib><title>INSTRUCTION-BASED SYNCHRONIZATION OF OPERATIONS INCLUDING AT LEAST ONE SIMD SCATTER OPERATION</title><description>A method of determining an execution order of memory operations performed by a processor includes executing at least one single-instruction, multiple-data (SIMD) scatter operation by the processor to store data to a memory. The method further includes executing one or more instructions by the processor to determine the execution order of a set of memory operations. The set of memory operations includes the at least one SIMD scatter operation.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2019</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZIj19AsOCQp1DvH099N1cgx2dVEIjvRz9gjy9_OMcgSJKvi7KfgHuAaBOcEKnn7OPqEunn7uCo4hCj6ujsEhCv5-rgrBnr5Anc6OISGuQQjlPAysaYk5xam8UJqbQcXNNcTZQze1ID8-tbggMTk1L7UkPtjd0NDIwNDSwNDI2DTE0ZhIZQBxDDSQ</recordid><startdate>20190429</startdate><enddate>20190429</enddate><creator>MAHURIN, Eric</creator><creator>CODRESCU, Lucian</creator><scope>EVB</scope></search><sort><creationdate>20190429</creationdate><title>INSTRUCTION-BASED SYNCHRONIZATION OF OPERATIONS INCLUDING AT LEAST ONE SIMD SCATTER OPERATION</title><author>MAHURIN, Eric ; CODRESCU, Lucian</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_SG11201901235TA3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2019</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>MAHURIN, Eric</creatorcontrib><creatorcontrib>CODRESCU, Lucian</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MAHURIN, Eric</au><au>CODRESCU, Lucian</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INSTRUCTION-BASED SYNCHRONIZATION OF OPERATIONS INCLUDING AT LEAST ONE SIMD SCATTER OPERATION</title><date>2019-04-29</date><risdate>2019</risdate><abstract>A method of determining an execution order of memory operations performed by a processor includes executing at least one single-instruction, multiple-data (SIMD) scatter operation by the processor to store data to a memory. The method further includes executing one or more instructions by the processor to determine the execution order of a set of memory operations. The set of memory operations includes the at least one SIMD scatter operation.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_SG11201901235TA
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title INSTRUCTION-BASED SYNCHRONIZATION OF OPERATIONS INCLUDING AT LEAST ONE SIMD SCATTER OPERATION
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T11%3A47%3A24IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MAHURIN,%20Eric&rft.date=2019-04-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ESG11201901235TA%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true