INTERNAL PLASMA GRID APPLICATIONS FOR SEMICONDUCTOR FABRICATION
The embodiments disclosed herein pertain to improved methods and apparatus for etching a semiconductor substrate. A plasma grid assembly is positioned in a reaction chamber to divide the chamber into upper and lower sub-chambers. The plasma grid assembly may include one or more plasma grids having s...
Gespeichert in:
Hauptverfasser: | , , , , , , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | KIM, Do Young MANI, Radhika GANI, Nicolas CHUNG, Ting-Ying KAMARTHY, Gowri KIMURA, Yoshie TITUS, Monica DEL PUPPO, Helene SUN, Noel Yui PATERSON, Alex YU, Jen-Kan |
description | The embodiments disclosed herein pertain to improved methods and apparatus for etching a semiconductor substrate. A plasma grid assembly is positioned in a reaction chamber to divide the chamber into upper and lower sub-chambers. The plasma grid assembly may include one or more plasma grids having slots of a particular aspect ratio, which allow certain species to pass through from the upper sub-chamber to the lower sub-chamber. In some cases, an electron-ion plasma is generated in the upper sub-chamber. Electrons that make it through the grid to the lower sub-chamber are cooled as they pass through. In some cases, this results in an ion-ion plasma in the lower sub-chamber. The ion-ion plasma may be used to advantage in a variety of etching processes. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_SG10201708419TA</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>SG10201708419TA</sourcerecordid><originalsourceid>FETCH-epo_espacenet_SG10201708419TA3</originalsourceid><addsrcrecordid>eNrjZLD39AtxDfJz9FEI8HEM9nVUcA_ydFFwDAjw8XR2DPH09wtWcPMPUgh29fV09vdzCXUOAfLcHJ2CoNI8DKxpiTnFqbxQmptBxc01xNlDN7UgPz61uCAxOTUvtSQ-2N3QwMjA0NzAwsTQMsTRmEhlAJpcLBg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INTERNAL PLASMA GRID APPLICATIONS FOR SEMICONDUCTOR FABRICATION</title><source>esp@cenet</source><creator>KIM, Do Young ; MANI, Radhika ; GANI, Nicolas ; CHUNG, Ting-Ying ; KAMARTHY, Gowri ; KIMURA, Yoshie ; TITUS, Monica ; DEL PUPPO, Helene ; SUN, Noel Yui ; PATERSON, Alex ; YU, Jen-Kan</creator><creatorcontrib>KIM, Do Young ; MANI, Radhika ; GANI, Nicolas ; CHUNG, Ting-Ying ; KAMARTHY, Gowri ; KIMURA, Yoshie ; TITUS, Monica ; DEL PUPPO, Helene ; SUN, Noel Yui ; PATERSON, Alex ; YU, Jen-Kan</creatorcontrib><description>The embodiments disclosed herein pertain to improved methods and apparatus for etching a semiconductor substrate. A plasma grid assembly is positioned in a reaction chamber to divide the chamber into upper and lower sub-chambers. The plasma grid assembly may include one or more plasma grids having slots of a particular aspect ratio, which allow certain species to pass through from the upper sub-chamber to the lower sub-chamber. In some cases, an electron-ion plasma is generated in the upper sub-chamber. Electrons that make it through the grid to the lower sub-chamber are cooled as they pass through. In some cases, this results in an ion-ion plasma in the lower sub-chamber. The ion-ion plasma may be used to advantage in a variety of etching processes.</description><language>eng</language><creationdate>2017</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20171129&DB=EPODOC&CC=SG&NR=10201708419TA$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20171129&DB=EPODOC&CC=SG&NR=10201708419TA$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KIM, Do Young</creatorcontrib><creatorcontrib>MANI, Radhika</creatorcontrib><creatorcontrib>GANI, Nicolas</creatorcontrib><creatorcontrib>CHUNG, Ting-Ying</creatorcontrib><creatorcontrib>KAMARTHY, Gowri</creatorcontrib><creatorcontrib>KIMURA, Yoshie</creatorcontrib><creatorcontrib>TITUS, Monica</creatorcontrib><creatorcontrib>DEL PUPPO, Helene</creatorcontrib><creatorcontrib>SUN, Noel Yui</creatorcontrib><creatorcontrib>PATERSON, Alex</creatorcontrib><creatorcontrib>YU, Jen-Kan</creatorcontrib><title>INTERNAL PLASMA GRID APPLICATIONS FOR SEMICONDUCTOR FABRICATION</title><description>The embodiments disclosed herein pertain to improved methods and apparatus for etching a semiconductor substrate. A plasma grid assembly is positioned in a reaction chamber to divide the chamber into upper and lower sub-chambers. The plasma grid assembly may include one or more plasma grids having slots of a particular aspect ratio, which allow certain species to pass through from the upper sub-chamber to the lower sub-chamber. In some cases, an electron-ion plasma is generated in the upper sub-chamber. Electrons that make it through the grid to the lower sub-chamber are cooled as they pass through. In some cases, this results in an ion-ion plasma in the lower sub-chamber. The ion-ion plasma may be used to advantage in a variety of etching processes.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2017</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD39AtxDfJz9FEI8HEM9nVUcA_ydFFwDAjw8XR2DPH09wtWcPMPUgh29fV09vdzCXUOAfLcHJ2CoNI8DKxpiTnFqbxQmptBxc01xNlDN7UgPz61uCAxOTUvtSQ-2N3QwMjA0NzAwsTQMsTRmEhlAJpcLBg</recordid><startdate>20171129</startdate><enddate>20171129</enddate><creator>KIM, Do Young</creator><creator>MANI, Radhika</creator><creator>GANI, Nicolas</creator><creator>CHUNG, Ting-Ying</creator><creator>KAMARTHY, Gowri</creator><creator>KIMURA, Yoshie</creator><creator>TITUS, Monica</creator><creator>DEL PUPPO, Helene</creator><creator>SUN, Noel Yui</creator><creator>PATERSON, Alex</creator><creator>YU, Jen-Kan</creator><scope>EVB</scope></search><sort><creationdate>20171129</creationdate><title>INTERNAL PLASMA GRID APPLICATIONS FOR SEMICONDUCTOR FABRICATION</title><author>KIM, Do Young ; MANI, Radhika ; GANI, Nicolas ; CHUNG, Ting-Ying ; KAMARTHY, Gowri ; KIMURA, Yoshie ; TITUS, Monica ; DEL PUPPO, Helene ; SUN, Noel Yui ; PATERSON, Alex ; YU, Jen-Kan</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_SG10201708419TA3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2017</creationdate><toplevel>online_resources</toplevel><creatorcontrib>KIM, Do Young</creatorcontrib><creatorcontrib>MANI, Radhika</creatorcontrib><creatorcontrib>GANI, Nicolas</creatorcontrib><creatorcontrib>CHUNG, Ting-Ying</creatorcontrib><creatorcontrib>KAMARTHY, Gowri</creatorcontrib><creatorcontrib>KIMURA, Yoshie</creatorcontrib><creatorcontrib>TITUS, Monica</creatorcontrib><creatorcontrib>DEL PUPPO, Helene</creatorcontrib><creatorcontrib>SUN, Noel Yui</creatorcontrib><creatorcontrib>PATERSON, Alex</creatorcontrib><creatorcontrib>YU, Jen-Kan</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KIM, Do Young</au><au>MANI, Radhika</au><au>GANI, Nicolas</au><au>CHUNG, Ting-Ying</au><au>KAMARTHY, Gowri</au><au>KIMURA, Yoshie</au><au>TITUS, Monica</au><au>DEL PUPPO, Helene</au><au>SUN, Noel Yui</au><au>PATERSON, Alex</au><au>YU, Jen-Kan</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INTERNAL PLASMA GRID APPLICATIONS FOR SEMICONDUCTOR FABRICATION</title><date>2017-11-29</date><risdate>2017</risdate><abstract>The embodiments disclosed herein pertain to improved methods and apparatus for etching a semiconductor substrate. A plasma grid assembly is positioned in a reaction chamber to divide the chamber into upper and lower sub-chambers. The plasma grid assembly may include one or more plasma grids having slots of a particular aspect ratio, which allow certain species to pass through from the upper sub-chamber to the lower sub-chamber. In some cases, an electron-ion plasma is generated in the upper sub-chamber. Electrons that make it through the grid to the lower sub-chamber are cooled as they pass through. In some cases, this results in an ion-ion plasma in the lower sub-chamber. The ion-ion plasma may be used to advantage in a variety of etching processes.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_SG10201708419TA |
source | esp@cenet |
title | INTERNAL PLASMA GRID APPLICATIONS FOR SEMICONDUCTOR FABRICATION |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T04%3A21%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KIM,%20Do%20Young&rft.date=2017-11-29&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ESG10201708419TA%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |