KOMPONENTSKIVA

1429078 Circuit assemblies; mounting integrated circuits BUNKER RAMO CORP 25 April 1973 [27 April 1972] 19715/73 Headings H1B and H1K A component wafer 121, for use in a multilevel, stacked wafer circuit structure, comprises a component 401, e.g. an integrated circuit chip, sealed and embedded withi...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: PARKS H L
Format: Patent
Sprache:swe
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator PARKS H L
description 1429078 Circuit assemblies; mounting integrated circuits BUNKER RAMO CORP 25 April 1973 [27 April 1972] 19715/73 Headings H1B and H1K A component wafer 121, for use in a multilevel, stacked wafer circuit structure, comprises a component 401, e.g. an integrated circuit chip, sealed and embedded within a cavity 205 formed in a base member of insulating material 200, e.g. ceramic, a number of spaced solid conductive slugs 286 in a uniform pattern in the base member 200 extending between the surfaces thereof, and conductive interconnections, including the conductors 254, disposed wholly within the base member 200 recessed from both surfaces thereof and extending substantially parallel to the plane of the base member to provide a direct electrical connection, wholly within the base member, of the respective slugs 286 to the output terminals 401a of the component 401. As shown the base member 200 may be formed of a number of layers of ceramic and the cavity 205 therein includes a step 205c which supports the sealing cap 210 flush with the surface of the base member. A further step 205b in the cavity is provided with terminal pads 207 which are connected to the conductors 254 disposed within the ceramic base member and interconnecting wires 206 provide connection between the pads 207 and the component terminals 401a. When stacked, the component wafer 121 may be disposed adjacent a connecting wafer (16), Figs. 3 and 4 (not shown), comprising a conductive sheet (90) having a uniform pattern of conductive slugs (86) extending therethrough which are insulated from the remainder of the sheet by dielectric material (88) and which are aligned with the slugs 286 in wafer 121 and have conductive malleable contacts (96) disposed thereon. When stacked under pressure the malleable contacts ensure good connections between the slugs of adjacent wafers. A second pattern of slugs 298 may be provided in the component wafer 121 aligned with a second set of malleable contacts (98) on portions of the conducting surface of the connecting wafer not containing slugs (86) to maintain wafer-to-wafer ground connection within the stack.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_SE385538B</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>SE385538B</sourcerecordid><originalsourceid>FETCH-epo_espacenet_SE385538B3</originalsourceid><addsrcrecordid>eNrjZODz9vcN8Pdz9QsJ9vYMc-RhYE1LzClO5YXS3Axybq4hzh66qQX58anFBYnJqXmpJfHBrsYWpqbGFk7GBBUAAEA0HBg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>KOMPONENTSKIVA</title><source>esp@cenet</source><creator>PARKS H L</creator><creatorcontrib>PARKS H L</creatorcontrib><description>1429078 Circuit assemblies; mounting integrated circuits BUNKER RAMO CORP 25 April 1973 [27 April 1972] 19715/73 Headings H1B and H1K A component wafer 121, for use in a multilevel, stacked wafer circuit structure, comprises a component 401, e.g. an integrated circuit chip, sealed and embedded within a cavity 205 formed in a base member of insulating material 200, e.g. ceramic, a number of spaced solid conductive slugs 286 in a uniform pattern in the base member 200 extending between the surfaces thereof, and conductive interconnections, including the conductors 254, disposed wholly within the base member 200 recessed from both surfaces thereof and extending substantially parallel to the plane of the base member to provide a direct electrical connection, wholly within the base member, of the respective slugs 286 to the output terminals 401a of the component 401. As shown the base member 200 may be formed of a number of layers of ceramic and the cavity 205 therein includes a step 205c which supports the sealing cap 210 flush with the surface of the base member. A further step 205b in the cavity is provided with terminal pads 207 which are connected to the conductors 254 disposed within the ceramic base member and interconnecting wires 206 provide connection between the pads 207 and the component terminals 401a. When stacked, the component wafer 121 may be disposed adjacent a connecting wafer (16), Figs. 3 and 4 (not shown), comprising a conductive sheet (90) having a uniform pattern of conductive slugs (86) extending therethrough which are insulated from the remainder of the sheet by dielectric material (88) and which are aligned with the slugs 286 in wafer 121 and have conductive malleable contacts (96) disposed thereon. When stacked under pressure the malleable contacts ensure good connections between the slugs of adjacent wafers. A second pattern of slugs 298 may be provided in the component wafer 121 aligned with a second set of malleable contacts (98) on portions of the conducting surface of the connecting wafer not containing slugs (86) to maintain wafer-to-wafer ground connection within the stack.</description><language>swe</language><subject>BASIC ELECTRIC ELEMENTS ; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; CURRENT COLLECTORS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; LAYERED PRODUCTS ; LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM ; LINE CONNECTORS ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PERFORMING OPERATIONS ; PRINTED CIRCUITS ; SEMICONDUCTOR DEVICES ; TRANSPORTING</subject><creationdate>1976</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19760705&amp;DB=EPODOC&amp;CC=SE&amp;NR=385538B$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19760705&amp;DB=EPODOC&amp;CC=SE&amp;NR=385538B$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PARKS H L</creatorcontrib><title>KOMPONENTSKIVA</title><description>1429078 Circuit assemblies; mounting integrated circuits BUNKER RAMO CORP 25 April 1973 [27 April 1972] 19715/73 Headings H1B and H1K A component wafer 121, for use in a multilevel, stacked wafer circuit structure, comprises a component 401, e.g. an integrated circuit chip, sealed and embedded within a cavity 205 formed in a base member of insulating material 200, e.g. ceramic, a number of spaced solid conductive slugs 286 in a uniform pattern in the base member 200 extending between the surfaces thereof, and conductive interconnections, including the conductors 254, disposed wholly within the base member 200 recessed from both surfaces thereof and extending substantially parallel to the plane of the base member to provide a direct electrical connection, wholly within the base member, of the respective slugs 286 to the output terminals 401a of the component 401. As shown the base member 200 may be formed of a number of layers of ceramic and the cavity 205 therein includes a step 205c which supports the sealing cap 210 flush with the surface of the base member. A further step 205b in the cavity is provided with terminal pads 207 which are connected to the conductors 254 disposed within the ceramic base member and interconnecting wires 206 provide connection between the pads 207 and the component terminals 401a. When stacked, the component wafer 121 may be disposed adjacent a connecting wafer (16), Figs. 3 and 4 (not shown), comprising a conductive sheet (90) having a uniform pattern of conductive slugs (86) extending therethrough which are insulated from the remainder of the sheet by dielectric material (88) and which are aligned with the slugs 286 in wafer 121 and have conductive malleable contacts (96) disposed thereon. When stacked under pressure the malleable contacts ensure good connections between the slugs of adjacent wafers. A second pattern of slugs 298 may be provided in the component wafer 121 aligned with a second set of malleable contacts (98) on portions of the conducting surface of the connecting wafer not containing slugs (86) to maintain wafer-to-wafer ground connection within the stack.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>CURRENT COLLECTORS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>LAYERED PRODUCTS</subject><subject>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</subject><subject>LINE CONNECTORS</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PERFORMING OPERATIONS</subject><subject>PRINTED CIRCUITS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>TRANSPORTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1976</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZODz9vcN8Pdz9QsJ9vYMc-RhYE1LzClO5YXS3Axybq4hzh66qQX58anFBYnJqXmpJfHBrsYWpqbGFk7GBBUAAEA0HBg</recordid><startdate>19760705</startdate><enddate>19760705</enddate><creator>PARKS H L</creator><scope>EVB</scope></search><sort><creationdate>19760705</creationdate><title>KOMPONENTSKIVA</title><author>PARKS H L</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_SE385538B3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>swe</language><creationdate>1976</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>CURRENT COLLECTORS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>LAYERED PRODUCTS</topic><topic>LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM</topic><topic>LINE CONNECTORS</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PERFORMING OPERATIONS</topic><topic>PRINTED CIRCUITS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>TRANSPORTING</topic><toplevel>online_resources</toplevel><creatorcontrib>PARKS H L</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PARKS H L</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>KOMPONENTSKIVA</title><date>1976-07-05</date><risdate>1976</risdate><abstract>1429078 Circuit assemblies; mounting integrated circuits BUNKER RAMO CORP 25 April 1973 [27 April 1972] 19715/73 Headings H1B and H1K A component wafer 121, for use in a multilevel, stacked wafer circuit structure, comprises a component 401, e.g. an integrated circuit chip, sealed and embedded within a cavity 205 formed in a base member of insulating material 200, e.g. ceramic, a number of spaced solid conductive slugs 286 in a uniform pattern in the base member 200 extending between the surfaces thereof, and conductive interconnections, including the conductors 254, disposed wholly within the base member 200 recessed from both surfaces thereof and extending substantially parallel to the plane of the base member to provide a direct electrical connection, wholly within the base member, of the respective slugs 286 to the output terminals 401a of the component 401. As shown the base member 200 may be formed of a number of layers of ceramic and the cavity 205 therein includes a step 205c which supports the sealing cap 210 flush with the surface of the base member. A further step 205b in the cavity is provided with terminal pads 207 which are connected to the conductors 254 disposed within the ceramic base member and interconnecting wires 206 provide connection between the pads 207 and the component terminals 401a. When stacked, the component wafer 121 may be disposed adjacent a connecting wafer (16), Figs. 3 and 4 (not shown), comprising a conductive sheet (90) having a uniform pattern of conductive slugs (86) extending therethrough which are insulated from the remainder of the sheet by dielectric material (88) and which are aligned with the slugs 286 in wafer 121 and have conductive malleable contacts (96) disposed thereon. When stacked under pressure the malleable contacts ensure good connections between the slugs of adjacent wafers. A second pattern of slugs 298 may be provided in the component wafer 121 aligned with a second set of malleable contacts (98) on portions of the conducting surface of the connecting wafer not containing slugs (86) to maintain wafer-to-wafer ground connection within the stack.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language swe
recordid cdi_epo_espacenet_SE385538B
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
CURRENT COLLECTORS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
LAYERED PRODUCTS
LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM
LINE CONNECTORS
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PERFORMING OPERATIONS
PRINTED CIRCUITS
SEMICONDUCTOR DEVICES
TRANSPORTING
title KOMPONENTSKIVA
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-05T14%3A02%3A11IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PARKS%20H%20L&rft.date=1976-07-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ESE385538B%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true