SYNCHRONIZED PREQUENCY SYNTHESIZER WITH HIGH SPEED LOCK

SYNCHRONIZED PREQUENCY SYNTHESIZER WITH HIGH SPEED LOCK

An improved frequency synthesizer utilizes a first order loop and sample-and-hold phase detector with optimized gain to obtain very fast frequency locking characteristics. In addition, synchronization of the programming of the loop divider and of the range shifting the voltage controlled oscillator...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: SCOTT NEIL SWISHER, RICHARD EDWARD BARNETT, PAUL KEVIN GRINER
Format: Patent
Sprache:eng
Schlagworte:
AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator SCOTT NEIL SWISHER
RICHARD EDWARD BARNETT
PAUL KEVIN GRINER
description An improved frequency synthesizer utilizes a first order loop and sample-and-hold phase detector with optimized gain to obtain very fast frequency locking characteristics. In addition, synchronization of the programming of the loop divider and of the range shifting the voltage controlled oscillator is also utilized. An adaptive loop filter is provided to allow a first order loop to be used for lock acquisition and still maintain excellent noise performance after lock has been obtained.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_PH18161A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>PH18161A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_PH18161A3</originalsourceid><addsrcrecordid>eNrjZDAPjvRz9gjy9_OMcnVRCAhyDQx19XOOVAAKh3i4BgNFgxTCPUM8FDw83T0UggNcgap8_J29eRhY0xJzilN5oTQ3g6yba4izh25qQX58anFBYnJqXmpJfICHoYWhmaGjMSF5AERiJwA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SYNCHRONIZED PREQUENCY SYNTHESIZER WITH HIGH SPEED LOCK</title><source>esp@cenet</source><creator>SCOTT NEIL SWISHER ; RICHARD EDWARD BARNETT ; PAUL KEVIN GRINER</creator><creatorcontrib>SCOTT NEIL SWISHER ; RICHARD EDWARD BARNETT ; PAUL KEVIN GRINER</creatorcontrib><description>An improved frequency synthesizer utilizes a first order loop and sample-and-hold phase detector with optimized gain to obtain very fast frequency locking characteristics. In addition, synchronization of the programming of the loop divider and of the range shifting the voltage controlled oscillator is also utilized. An adaptive loop filter is provided to allow a first order loop to be used for lock acquisition and still maintain excellent noise performance after lock has been obtained.</description><language>eng</language><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES ; BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY</subject><creationdate>1985</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19850403&amp;DB=EPODOC&amp;CC=PH&amp;NR=18161A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19850403&amp;DB=EPODOC&amp;CC=PH&amp;NR=18161A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SCOTT NEIL SWISHER</creatorcontrib><creatorcontrib>RICHARD EDWARD BARNETT</creatorcontrib><creatorcontrib>PAUL KEVIN GRINER</creatorcontrib><title>SYNCHRONIZED PREQUENCY SYNTHESIZER WITH HIGH SPEED LOCK</title><description>An improved frequency synthesizer utilizes a first order loop and sample-and-hold phase detector with optimized gain to obtain very fast frequency locking characteristics. In addition, synchronization of the programming of the loop divider and of the range shifting the voltage controlled oscillator is also utilized. An adaptive loop filter is provided to allow a first order loop to be used for lock acquisition and still maintain excellent noise performance after lock has been obtained.</description><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1985</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAPjvRz9gjy9_OMcnVRCAhyDQx19XOOVAAKh3i4BgNFgxTCPUM8FDw83T0UggNcgap8_J29eRhY0xJzilN5oTQ3g6yba4izh25qQX58anFBYnJqXmpJfICHoYWhmaGjMSF5AERiJwA</recordid><startdate>19850403</startdate><enddate>19850403</enddate><creator>SCOTT NEIL SWISHER</creator><creator>RICHARD EDWARD BARNETT</creator><creator>PAUL KEVIN GRINER</creator><scope>EVB</scope></search><sort><creationdate>19850403</creationdate><title>SYNCHRONIZED PREQUENCY SYNTHESIZER WITH HIGH SPEED LOCK</title><author>SCOTT NEIL SWISHER ; RICHARD EDWARD BARNETT ; PAUL KEVIN GRINER</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_PH18161A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1985</creationdate><topic>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>SCOTT NEIL SWISHER</creatorcontrib><creatorcontrib>RICHARD EDWARD BARNETT</creatorcontrib><creatorcontrib>PAUL KEVIN GRINER</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SCOTT NEIL SWISHER</au><au>RICHARD EDWARD BARNETT</au><au>PAUL KEVIN GRINER</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SYNCHRONIZED PREQUENCY SYNTHESIZER WITH HIGH SPEED LOCK</title><date>1985-04-03</date><risdate>1985</risdate><abstract>An improved frequency synthesizer utilizes a first order loop and sample-and-hold phase detector with optimized gain to obtain very fast frequency locking characteristics. In addition, synchronization of the programming of the loop divider and of the range shifting the voltage controlled oscillator is also utilized. An adaptive loop filter is provided to allow a first order loop to be used for lock acquisition and still maintain excellent noise performance after lock has been obtained.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_PH18161A
source esp@cenet
subjects AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
title SYNCHRONIZED PREQUENCY SYNTHESIZER WITH HIGH SPEED LOCK
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-14T11%3A05%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SCOTT%20NEIL%20SWISHER&rft.date=1985-04-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EPH18161A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true