ADAPTIVE ERROR CORRECTION TO IMPROVE FOR SYSTEM MEMORY RELIABILITY, AVAILABILITY, AND SERVICEABILITY (RAS)
A memory subsystem includes memory devices with space dynamically allocated for improvement of reliability, availability, and serviceability (RAS) in the system. Error checking and correction (ECC) logic detects an error in all or a portion of a memory device. In response to error detection, the sys...
Gespeichert in:
| Hauptverfasser: | , , , , , , , , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | HSING-MIN CHEN KULJIT BAINS SREENIVAS MANDAVA JING LING WEI P. CHEN THEODROS YIGZAW VAIBHAV SINGH DEEP K. BUCH ANDREW M. RUDOFF RAJAT AGARWAL JOHN G. HOLM KJERSTEN E. CRISS WEI WU |
| description | A memory subsystem includes memory devices with space dynamically allocated for improvement of reliability, availability, and serviceability (RAS) in the system. Error checking and correction (ECC) logic detects an error in all or a portion of a memory device. In response to error detection, the system can dynamically perform one or more of: allocate active memory device space for sparing to spare a failed memory segment; write a poison pattern into a failed cacheline to mark it as failed; perform permanent fault detection (PFD) and adjust application of ECC based on PFD detection; or, spare only a portion of a device and leave another portion active, including adjusting ECC based on the spared portion. The error detection can be based on bits of an ECC device, and error correction based on those bits and additional bits stored on the data devices. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_NL2035035A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>NL2035035A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_NL2035035A3</originalsourceid><addsrcrecordid>eNqFir0KwkAQhNNYiPoMbqmgIIY8wHrZ4ML9hL3jIFUIchYiGojvj1cELIWBYb5vlsUDa2wDRwIScQLKiZAK7CwEB2xacdk12fjOBzJgyDjpQEgzXlhz6A6AEVn_lq3Bk0RWNDPYCfr9uljch-eUNnOvim1DQV2PaXz3aRqHW3qlT2_1-VRWOVj-f3wB2qw1cw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>ADAPTIVE ERROR CORRECTION TO IMPROVE FOR SYSTEM MEMORY RELIABILITY, AVAILABILITY, AND SERVICEABILITY (RAS)</title><source>esp@cenet</source><creator>HSING-MIN CHEN ; KULJIT BAINS ; SREENIVAS MANDAVA ; JING LING ; WEI P. CHEN ; THEODROS YIGZAW ; VAIBHAV SINGH ; DEEP K. BUCH ; ANDREW M. RUDOFF ; RAJAT AGARWAL ; JOHN G. HOLM ; KJERSTEN E. CRISS ; WEI WU</creator><creatorcontrib>HSING-MIN CHEN ; KULJIT BAINS ; SREENIVAS MANDAVA ; JING LING ; WEI P. CHEN ; THEODROS YIGZAW ; VAIBHAV SINGH ; DEEP K. BUCH ; ANDREW M. RUDOFF ; RAJAT AGARWAL ; JOHN G. HOLM ; KJERSTEN E. CRISS ; WEI WU</creatorcontrib><description>A memory subsystem includes memory devices with space dynamically allocated for improvement of reliability, availability, and serviceability (RAS) in the system. Error checking and correction (ECC) logic detects an error in all or a portion of a memory device. In response to error detection, the system can dynamically perform one or more of: allocate active memory device space for sparing to spare a failed memory segment; write a poison pattern into a failed cacheline to mark it as failed; perform permanent fault detection (PFD) and adjust application of ECC based on PFD detection; or, spare only a portion of a device and leave another portion active, including adjusting ECC based on the spared portion. The error detection can be based on bits of an ECC device, and error correction based on those bits and additional bits stored on the data devices.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230825&DB=EPODOC&CC=NL&NR=2035035A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25568,76551</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230825&DB=EPODOC&CC=NL&NR=2035035A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HSING-MIN CHEN</creatorcontrib><creatorcontrib>KULJIT BAINS</creatorcontrib><creatorcontrib>SREENIVAS MANDAVA</creatorcontrib><creatorcontrib>JING LING</creatorcontrib><creatorcontrib>WEI P. CHEN</creatorcontrib><creatorcontrib>THEODROS YIGZAW</creatorcontrib><creatorcontrib>VAIBHAV SINGH</creatorcontrib><creatorcontrib>DEEP K. BUCH</creatorcontrib><creatorcontrib>ANDREW M. RUDOFF</creatorcontrib><creatorcontrib>RAJAT AGARWAL</creatorcontrib><creatorcontrib>JOHN G. HOLM</creatorcontrib><creatorcontrib>KJERSTEN E. CRISS</creatorcontrib><creatorcontrib>WEI WU</creatorcontrib><title>ADAPTIVE ERROR CORRECTION TO IMPROVE FOR SYSTEM MEMORY RELIABILITY, AVAILABILITY, AND SERVICEABILITY (RAS)</title><description>A memory subsystem includes memory devices with space dynamically allocated for improvement of reliability, availability, and serviceability (RAS) in the system. Error checking and correction (ECC) logic detects an error in all or a portion of a memory device. In response to error detection, the system can dynamically perform one or more of: allocate active memory device space for sparing to spare a failed memory segment; write a poison pattern into a failed cacheline to mark it as failed; perform permanent fault detection (PFD) and adjust application of ECC based on PFD detection; or, spare only a portion of a device and leave another portion active, including adjusting ECC based on the spared portion. The error detection can be based on bits of an ECC device, and error correction based on those bits and additional bits stored on the data devices.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqFir0KwkAQhNNYiPoMbqmgIIY8wHrZ4ML9hL3jIFUIchYiGojvj1cELIWBYb5vlsUDa2wDRwIScQLKiZAK7CwEB2xacdk12fjOBzJgyDjpQEgzXlhz6A6AEVn_lq3Bk0RWNDPYCfr9uljch-eUNnOvim1DQV2PaXz3aRqHW3qlT2_1-VRWOVj-f3wB2qw1cw</recordid><startdate>20230825</startdate><enddate>20230825</enddate><creator>HSING-MIN CHEN</creator><creator>KULJIT BAINS</creator><creator>SREENIVAS MANDAVA</creator><creator>JING LING</creator><creator>WEI P. CHEN</creator><creator>THEODROS YIGZAW</creator><creator>VAIBHAV SINGH</creator><creator>DEEP K. BUCH</creator><creator>ANDREW M. RUDOFF</creator><creator>RAJAT AGARWAL</creator><creator>JOHN G. HOLM</creator><creator>KJERSTEN E. CRISS</creator><creator>WEI WU</creator><scope>EVB</scope></search><sort><creationdate>20230825</creationdate><title>ADAPTIVE ERROR CORRECTION TO IMPROVE FOR SYSTEM MEMORY RELIABILITY, AVAILABILITY, AND SERVICEABILITY (RAS)</title><author>HSING-MIN CHEN ; KULJIT BAINS ; SREENIVAS MANDAVA ; JING LING ; WEI P. CHEN ; THEODROS YIGZAW ; VAIBHAV SINGH ; DEEP K. BUCH ; ANDREW M. RUDOFF ; RAJAT AGARWAL ; JOHN G. HOLM ; KJERSTEN E. CRISS ; WEI WU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_NL2035035A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2023</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>HSING-MIN CHEN</creatorcontrib><creatorcontrib>KULJIT BAINS</creatorcontrib><creatorcontrib>SREENIVAS MANDAVA</creatorcontrib><creatorcontrib>JING LING</creatorcontrib><creatorcontrib>WEI P. CHEN</creatorcontrib><creatorcontrib>THEODROS YIGZAW</creatorcontrib><creatorcontrib>VAIBHAV SINGH</creatorcontrib><creatorcontrib>DEEP K. BUCH</creatorcontrib><creatorcontrib>ANDREW M. RUDOFF</creatorcontrib><creatorcontrib>RAJAT AGARWAL</creatorcontrib><creatorcontrib>JOHN G. HOLM</creatorcontrib><creatorcontrib>KJERSTEN E. CRISS</creatorcontrib><creatorcontrib>WEI WU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HSING-MIN CHEN</au><au>KULJIT BAINS</au><au>SREENIVAS MANDAVA</au><au>JING LING</au><au>WEI P. CHEN</au><au>THEODROS YIGZAW</au><au>VAIBHAV SINGH</au><au>DEEP K. BUCH</au><au>ANDREW M. RUDOFF</au><au>RAJAT AGARWAL</au><au>JOHN G. HOLM</au><au>KJERSTEN E. CRISS</au><au>WEI WU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>ADAPTIVE ERROR CORRECTION TO IMPROVE FOR SYSTEM MEMORY RELIABILITY, AVAILABILITY, AND SERVICEABILITY (RAS)</title><date>2023-08-25</date><risdate>2023</risdate><abstract>A memory subsystem includes memory devices with space dynamically allocated for improvement of reliability, availability, and serviceability (RAS) in the system. Error checking and correction (ECC) logic detects an error in all or a portion of a memory device. In response to error detection, the system can dynamically perform one or more of: allocate active memory device space for sparing to spare a failed memory segment; write a poison pattern into a failed cacheline to mark it as failed; perform permanent fault detection (PFD) and adjust application of ECC based on PFD detection; or, spare only a portion of a device and leave another portion active, including adjusting ECC based on the spared portion. The error detection can be based on bits of an ECC device, and error correction based on those bits and additional bits stored on the data devices.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_NL2035035A |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING INFORMATION STORAGE PHYSICS STATIC STORES |
| title | ADAPTIVE ERROR CORRECTION TO IMPROVE FOR SYSTEM MEMORY RELIABILITY, AVAILABILITY, AND SERVICEABILITY (RAS) |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-17T11%3A13%3A37IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HSING-MIN%20CHEN&rft.date=2023-08-25&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3ENL2035035A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |