PRINTED CIRCUIT BOARD USING TWO-VIA GEOMETRY

PRINTED CIRCUIT BOARD USING TWO-VIA GEOMETRY

To reduce the effect of undesirable electrical resonances in via stubs (e.g., portions of electrically conductive material in a via that form an open circuit by electrically connecting at only one end), a multi-layer printed circuit board (200, 300) can electrically connect traces (314, 322, 206) in...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: LEWIS, TONY, TAN, WEI JERN
Format: Patent
Sprache:eng
Schlagworte:
CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LEWIS, TONY
TAN, WEI JERN
description To reduce the effect of undesirable electrical resonances in via stubs (e.g., portions of electrically conductive material in a via that form an open circuit by electrically connecting at only one end), a multi-layer printed circuit board (200, 300) can electrically connect traces (314, 322, 206) in different layers using two vias (316, 320, 202) that are electrically connected to each other. For example, a first electrical trace (314, 206) can electrically connect to a first via (316, 202) at a first layer, the first via (316, 202) can electrically connect to a second via (320, 202) at the topmost layer (or the bottommost layer), and the second via (320, 202) can electrically connect to a second electrical trace (322, 206) at a second layer. Compared to a typical single-via connection scheme, the two-via connection scheme can produce stubs that are shorter in length and therefore have an increased resonant frequency that may avoid interference with electrical signals sent through the first and second electrical traces. The most illustrative drawings are Figures 2 and 3
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_MY204060A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>MY204060A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_MY204060A3</originalsourceid><addsrcrecordid>eNrjZNAJCPL0C3F1UXD2DHIO9QxRcPJ3DHJRCA329HNXCAn31w3zdFRwd_X3dQ0JiuRhYE1LzClO5YXS3Axybq4hzh66qQX58anFBYnJqXmpJfG-kUYGJgZmBo7GBBUAAM1GJBk</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PRINTED CIRCUIT BOARD USING TWO-VIA GEOMETRY</title><source>esp@cenet</source><creator>LEWIS, TONY ; TAN, WEI JERN</creator><creatorcontrib>LEWIS, TONY ; TAN, WEI JERN</creatorcontrib><description>To reduce the effect of undesirable electrical resonances in via stubs (e.g., portions of electrically conductive material in a via that form an open circuit by electrically connecting at only one end), a multi-layer printed circuit board (200, 300) can electrically connect traces (314, 322, 206) in different layers using two vias (316, 320, 202) that are electrically connected to each other. For example, a first electrical trace (314, 206) can electrically connect to a first via (316, 202) at a first layer, the first via (316, 202) can electrically connect to a second via (320, 202) at the topmost layer (or the bottommost layer), and the second via (320, 202) can electrically connect to a second electrical trace (322, 206) at a second layer. Compared to a typical single-via connection scheme, the two-via connection scheme can produce stubs that are shorter in length and therefore have an increased resonant frequency that may avoid interference with electrical signals sent through the first and second electrical traces. The most illustrative drawings are Figures 2 and 3</description><language>eng</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240805&amp;DB=EPODOC&amp;CC=MY&amp;NR=204060A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240805&amp;DB=EPODOC&amp;CC=MY&amp;NR=204060A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LEWIS, TONY</creatorcontrib><creatorcontrib>TAN, WEI JERN</creatorcontrib><title>PRINTED CIRCUIT BOARD USING TWO-VIA GEOMETRY</title><description>To reduce the effect of undesirable electrical resonances in via stubs (e.g., portions of electrically conductive material in a via that form an open circuit by electrically connecting at only one end), a multi-layer printed circuit board (200, 300) can electrically connect traces (314, 322, 206) in different layers using two vias (316, 320, 202) that are electrically connected to each other. For example, a first electrical trace (314, 206) can electrically connect to a first via (316, 202) at a first layer, the first via (316, 202) can electrically connect to a second via (320, 202) at the topmost layer (or the bottommost layer), and the second via (320, 202) can electrically connect to a second electrical trace (322, 206) at a second layer. Compared to a typical single-via connection scheme, the two-via connection scheme can produce stubs that are shorter in length and therefore have an increased resonant frequency that may avoid interference with electrical signals sent through the first and second electrical traces. The most illustrative drawings are Figures 2 and 3</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNAJCPL0C3F1UXD2DHIO9QxRcPJ3DHJRCA329HNXCAn31w3zdFRwd_X3dQ0JiuRhYE1LzClO5YXS3Axybq4hzh66qQX58anFBYnJqXmpJfG-kUYGJgZmBo7GBBUAAM1GJBk</recordid><startdate>20240805</startdate><enddate>20240805</enddate><creator>LEWIS, TONY</creator><creator>TAN, WEI JERN</creator><scope>EVB</scope></search><sort><creationdate>20240805</creationdate><title>PRINTED CIRCUIT BOARD USING TWO-VIA GEOMETRY</title><author>LEWIS, TONY ; TAN, WEI JERN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_MY204060A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>LEWIS, TONY</creatorcontrib><creatorcontrib>TAN, WEI JERN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LEWIS, TONY</au><au>TAN, WEI JERN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PRINTED CIRCUIT BOARD USING TWO-VIA GEOMETRY</title><date>2024-08-05</date><risdate>2024</risdate><abstract>To reduce the effect of undesirable electrical resonances in via stubs (e.g., portions of electrically conductive material in a via that form an open circuit by electrically connecting at only one end), a multi-layer printed circuit board (200, 300) can electrically connect traces (314, 322, 206) in different layers using two vias (316, 320, 202) that are electrically connected to each other. For example, a first electrical trace (314, 206) can electrically connect to a first via (316, 202) at a first layer, the first via (316, 202) can electrically connect to a second via (320, 202) at the topmost layer (or the bottommost layer), and the second via (320, 202) can electrically connect to a second electrical trace (322, 206) at a second layer. Compared to a typical single-via connection scheme, the two-via connection scheme can produce stubs that are shorter in length and therefore have an increased resonant frequency that may avoid interference with electrical signals sent through the first and second electrical traces. The most illustrative drawings are Figures 2 and 3</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_MY204060A
source esp@cenet
subjects CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
title PRINTED CIRCUIT BOARD USING TWO-VIA GEOMETRY
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T08%3A15%3A19IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LEWIS,%20TONY&rft.date=2024-08-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EMY204060A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true