DEVICES AND METHODS FOR SIGNAL INTEGRITY PROTECTION TECHNIQUE

The technique described herein includes a device to address the electrical performance (e.g. signal integrity) degradation ascribed to electromagnetic interference and/or crosstalk coupling occur at tightly coupled (e.g. about 110�m pitch or less) interconnects, including the first level (e.g. the i...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: YONG, Khang Choong, CHEAH, Bok Eng, LIM, Min Suet, KONG, Jackson Chung Peng, OOI, Kooi Chi
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator YONG, Khang Choong
CHEAH, Bok Eng
LIM, Min Suet
KONG, Jackson Chung Peng
OOI, Kooi Chi
description The technique described herein includes a device to address the electrical performance (e.g. signal integrity) degradation ascribed to electromagnetic interference and/or crosstalk coupling occur at tightly coupled (e.g. about 110�m pitch or less) interconnects, including the first level (e.g. the interconnection between a die and a package substrate). In some embodiments, this invention provides a conductive layer (312, 404, 524) with a plurality of cavities (528) to isolate electromagnetic coupling and/or interference between adjacent interconnects for electronic device performance scaling. In some embodiments, at least one interconnect joint (310, 414, 514) is coupled to the conductive layer (312, 404, 524), and at least one interconnect joint (310, 414, 514)is isolated from the conductive layer (312, 404, 524) by a dielectric lining at least one of the cavities (528), the conductive layer (312, 404, 524) being associated to a ground reference voltage by the interconnect joint (310, 414, 514) coupled to the conductive layer (312, 404, 524). (The most illustrative drawings are Figures 3A and 3B)
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_MY202246A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>MY202246A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_MY202246A3</originalsourceid><addsrcrecordid>eNrjZLB1cQ3zdHYNVnD0c1HwdQ3x8HcJVnDzD1II9nT3c_RR8PQLcXUP8gyJVAgI8g9xdQ7x9PdTANIefp6Boa48DKxpiTnFqbxQmptBzs01xNlDN7UgPz61uCAxOTUvtSTeN9LIwMjIxMzRmKACAEyQKOM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DEVICES AND METHODS FOR SIGNAL INTEGRITY PROTECTION TECHNIQUE</title><source>esp@cenet</source><creator>YONG, Khang Choong ; CHEAH, Bok Eng ; LIM, Min Suet ; KONG, Jackson Chung Peng ; OOI, Kooi Chi</creator><creatorcontrib>YONG, Khang Choong ; CHEAH, Bok Eng ; LIM, Min Suet ; KONG, Jackson Chung Peng ; OOI, Kooi Chi</creatorcontrib><description>The technique described herein includes a device to address the electrical performance (e.g. signal integrity) degradation ascribed to electromagnetic interference and/or crosstalk coupling occur at tightly coupled (e.g. about 110�m pitch or less) interconnects, including the first level (e.g. the interconnection between a die and a package substrate). In some embodiments, this invention provides a conductive layer (312, 404, 524) with a plurality of cavities (528) to isolate electromagnetic coupling and/or interference between adjacent interconnects for electronic device performance scaling. In some embodiments, at least one interconnect joint (310, 414, 514) is coupled to the conductive layer (312, 404, 524), and at least one interconnect joint (310, 414, 514)is isolated from the conductive layer (312, 404, 524) by a dielectric lining at least one of the cavities (528), the conductive layer (312, 404, 524) being associated to a ground reference voltage by the interconnect joint (310, 414, 514) coupled to the conductive layer (312, 404, 524). (The most illustrative drawings are Figures 3A and 3B)</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240419&amp;DB=EPODOC&amp;CC=MY&amp;NR=202246A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240419&amp;DB=EPODOC&amp;CC=MY&amp;NR=202246A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YONG, Khang Choong</creatorcontrib><creatorcontrib>CHEAH, Bok Eng</creatorcontrib><creatorcontrib>LIM, Min Suet</creatorcontrib><creatorcontrib>KONG, Jackson Chung Peng</creatorcontrib><creatorcontrib>OOI, Kooi Chi</creatorcontrib><title>DEVICES AND METHODS FOR SIGNAL INTEGRITY PROTECTION TECHNIQUE</title><description>The technique described herein includes a device to address the electrical performance (e.g. signal integrity) degradation ascribed to electromagnetic interference and/or crosstalk coupling occur at tightly coupled (e.g. about 110�m pitch or less) interconnects, including the first level (e.g. the interconnection between a die and a package substrate). In some embodiments, this invention provides a conductive layer (312, 404, 524) with a plurality of cavities (528) to isolate electromagnetic coupling and/or interference between adjacent interconnects for electronic device performance scaling. In some embodiments, at least one interconnect joint (310, 414, 514) is coupled to the conductive layer (312, 404, 524), and at least one interconnect joint (310, 414, 514)is isolated from the conductive layer (312, 404, 524) by a dielectric lining at least one of the cavities (528), the conductive layer (312, 404, 524) being associated to a ground reference voltage by the interconnect joint (310, 414, 514) coupled to the conductive layer (312, 404, 524). (The most illustrative drawings are Figures 3A and 3B)</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLB1cQ3zdHYNVnD0c1HwdQ3x8HcJVnDzD1II9nT3c_RR8PQLcXUP8gyJVAgI8g9xdQ7x9PdTANIefp6Boa48DKxpiTnFqbxQmptBzs01xNlDN7UgPz61uCAxOTUvtSTeN9LIwMjIxMzRmKACAEyQKOM</recordid><startdate>20240419</startdate><enddate>20240419</enddate><creator>YONG, Khang Choong</creator><creator>CHEAH, Bok Eng</creator><creator>LIM, Min Suet</creator><creator>KONG, Jackson Chung Peng</creator><creator>OOI, Kooi Chi</creator><scope>EVB</scope></search><sort><creationdate>20240419</creationdate><title>DEVICES AND METHODS FOR SIGNAL INTEGRITY PROTECTION TECHNIQUE</title><author>YONG, Khang Choong ; CHEAH, Bok Eng ; LIM, Min Suet ; KONG, Jackson Chung Peng ; OOI, Kooi Chi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_MY202246A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>YONG, Khang Choong</creatorcontrib><creatorcontrib>CHEAH, Bok Eng</creatorcontrib><creatorcontrib>LIM, Min Suet</creatorcontrib><creatorcontrib>KONG, Jackson Chung Peng</creatorcontrib><creatorcontrib>OOI, Kooi Chi</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YONG, Khang Choong</au><au>CHEAH, Bok Eng</au><au>LIM, Min Suet</au><au>KONG, Jackson Chung Peng</au><au>OOI, Kooi Chi</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DEVICES AND METHODS FOR SIGNAL INTEGRITY PROTECTION TECHNIQUE</title><date>2024-04-19</date><risdate>2024</risdate><abstract>The technique described herein includes a device to address the electrical performance (e.g. signal integrity) degradation ascribed to electromagnetic interference and/or crosstalk coupling occur at tightly coupled (e.g. about 110�m pitch or less) interconnects, including the first level (e.g. the interconnection between a die and a package substrate). In some embodiments, this invention provides a conductive layer (312, 404, 524) with a plurality of cavities (528) to isolate electromagnetic coupling and/or interference between adjacent interconnects for electronic device performance scaling. In some embodiments, at least one interconnect joint (310, 414, 514) is coupled to the conductive layer (312, 404, 524), and at least one interconnect joint (310, 414, 514)is isolated from the conductive layer (312, 404, 524) by a dielectric lining at least one of the cavities (528), the conductive layer (312, 404, 524) being associated to a ground reference voltage by the interconnect joint (310, 414, 514) coupled to the conductive layer (312, 404, 524). (The most illustrative drawings are Figures 3A and 3B)</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_MY202246A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title DEVICES AND METHODS FOR SIGNAL INTEGRITY PROTECTION TECHNIQUE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T22%3A46%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YONG,%20Khang%20Choong&rft.date=2024-04-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EMY202246A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true