WAFER PROCESSING METHOD INCLUDING APPLYING A POLYESTER SHEET TO A WAFER

A wafer processing method includes a polyester sheet providing step of positioning a wafer (1) in an inside opening (7a) of a ring frame (7) and providing a polyester sheet (9) on a back side (1b) or a front side (1a) of the wafer (1) and on a back side (7c) of the ring frame (7), a uniting step of...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Hayato KIUCHI, Yusuke FUJII, Emiko KAWAMURA, Yoshiaki YODO, Shigenori HARADA, Taro ARAKAWA, Masamitsu AGARI, Makiko OHMAE, Toshiki MIYAI, Minoru MATSUZAWA
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Hayato KIUCHI
Yusuke FUJII
Emiko KAWAMURA
Yoshiaki YODO
Shigenori HARADA
Taro ARAKAWA
Masamitsu AGARI
Makiko OHMAE
Toshiki MIYAI
Minoru MATSUZAWA
description A wafer processing method includes a polyester sheet providing step of positioning a wafer (1) in an inside opening (7a) of a ring frame (7) and providing a polyester sheet (9) on a back side (1b) or a front side (1a) of the wafer (1) and on a back side (7c) of the ring frame (7), a uniting step of heating the polyester sheet (9) as applying a pressure to the polyester sheet (9) to thereby unite the wafer (1) and the ring frame (7) through the polyester sheet (9) by thermocompression bonding, a dividing step of applying a laser beam (16) to the wafer (1) to form modified layers (3a) in the wafer (1), thereby dividing the wafer (1) into individual device chips (1c), and a pickup step of blowing out air (34a) to push up each device chip (1c) and picking up each device chip (1c) from the polyester sheet (9).
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_MY201820A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>MY201820A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_MY201820A3</originalsourceid><addsrcrecordid>eNrjZHAPd3RzDVIICPJ3dg0O9vRzV_B1DfHwd1Hw9HP2CXUBCTgGBPhEghkKAf4-ka7BIUANwR6uriEKIf5AQbAJPAysaYk5xam8UJqbQc7NNcTZQze1ID8-tbggMTk1L7Uk3jfSyMDQwsjA0ZigAgDcDSta</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>WAFER PROCESSING METHOD INCLUDING APPLYING A POLYESTER SHEET TO A WAFER</title><source>esp@cenet</source><creator>Hayato KIUCHI ; Yusuke FUJII ; Emiko KAWAMURA ; Yoshiaki YODO ; Shigenori HARADA ; Taro ARAKAWA ; Masamitsu AGARI ; Makiko OHMAE ; Toshiki MIYAI ; Minoru MATSUZAWA</creator><creatorcontrib>Hayato KIUCHI ; Yusuke FUJII ; Emiko KAWAMURA ; Yoshiaki YODO ; Shigenori HARADA ; Taro ARAKAWA ; Masamitsu AGARI ; Makiko OHMAE ; Toshiki MIYAI ; Minoru MATSUZAWA</creatorcontrib><description>A wafer processing method includes a polyester sheet providing step of positioning a wafer (1) in an inside opening (7a) of a ring frame (7) and providing a polyester sheet (9) on a back side (1b) or a front side (1a) of the wafer (1) and on a back side (7c) of the ring frame (7), a uniting step of heating the polyester sheet (9) as applying a pressure to the polyester sheet (9) to thereby unite the wafer (1) and the ring frame (7) through the polyester sheet (9) by thermocompression bonding, a dividing step of applying a laser beam (16) to the wafer (1) to form modified layers (3a) in the wafer (1), thereby dividing the wafer (1) into individual device chips (1c), and a pickup step of blowing out air (34a) to push up each device chip (1c) and picking up each device chip (1c) from the polyester sheet (9).</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240319&amp;DB=EPODOC&amp;CC=MY&amp;NR=201820A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240319&amp;DB=EPODOC&amp;CC=MY&amp;NR=201820A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Hayato KIUCHI</creatorcontrib><creatorcontrib>Yusuke FUJII</creatorcontrib><creatorcontrib>Emiko KAWAMURA</creatorcontrib><creatorcontrib>Yoshiaki YODO</creatorcontrib><creatorcontrib>Shigenori HARADA</creatorcontrib><creatorcontrib>Taro ARAKAWA</creatorcontrib><creatorcontrib>Masamitsu AGARI</creatorcontrib><creatorcontrib>Makiko OHMAE</creatorcontrib><creatorcontrib>Toshiki MIYAI</creatorcontrib><creatorcontrib>Minoru MATSUZAWA</creatorcontrib><title>WAFER PROCESSING METHOD INCLUDING APPLYING A POLYESTER SHEET TO A WAFER</title><description>A wafer processing method includes a polyester sheet providing step of positioning a wafer (1) in an inside opening (7a) of a ring frame (7) and providing a polyester sheet (9) on a back side (1b) or a front side (1a) of the wafer (1) and on a back side (7c) of the ring frame (7), a uniting step of heating the polyester sheet (9) as applying a pressure to the polyester sheet (9) to thereby unite the wafer (1) and the ring frame (7) through the polyester sheet (9) by thermocompression bonding, a dividing step of applying a laser beam (16) to the wafer (1) to form modified layers (3a) in the wafer (1), thereby dividing the wafer (1) into individual device chips (1c), and a pickup step of blowing out air (34a) to push up each device chip (1c) and picking up each device chip (1c) from the polyester sheet (9).</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHAPd3RzDVIICPJ3dg0O9vRzV_B1DfHwd1Hw9HP2CXUBCTgGBPhEghkKAf4-ka7BIUANwR6uriEKIf5AQbAJPAysaYk5xam8UJqbQc7NNcTZQze1ID8-tbggMTk1L7Uk3jfSyMDQwsjA0ZigAgDcDSta</recordid><startdate>20240319</startdate><enddate>20240319</enddate><creator>Hayato KIUCHI</creator><creator>Yusuke FUJII</creator><creator>Emiko KAWAMURA</creator><creator>Yoshiaki YODO</creator><creator>Shigenori HARADA</creator><creator>Taro ARAKAWA</creator><creator>Masamitsu AGARI</creator><creator>Makiko OHMAE</creator><creator>Toshiki MIYAI</creator><creator>Minoru MATSUZAWA</creator><scope>EVB</scope></search><sort><creationdate>20240319</creationdate><title>WAFER PROCESSING METHOD INCLUDING APPLYING A POLYESTER SHEET TO A WAFER</title><author>Hayato KIUCHI ; Yusuke FUJII ; Emiko KAWAMURA ; Yoshiaki YODO ; Shigenori HARADA ; Taro ARAKAWA ; Masamitsu AGARI ; Makiko OHMAE ; Toshiki MIYAI ; Minoru MATSUZAWA</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_MY201820A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2024</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>Hayato KIUCHI</creatorcontrib><creatorcontrib>Yusuke FUJII</creatorcontrib><creatorcontrib>Emiko KAWAMURA</creatorcontrib><creatorcontrib>Yoshiaki YODO</creatorcontrib><creatorcontrib>Shigenori HARADA</creatorcontrib><creatorcontrib>Taro ARAKAWA</creatorcontrib><creatorcontrib>Masamitsu AGARI</creatorcontrib><creatorcontrib>Makiko OHMAE</creatorcontrib><creatorcontrib>Toshiki MIYAI</creatorcontrib><creatorcontrib>Minoru MATSUZAWA</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Hayato KIUCHI</au><au>Yusuke FUJII</au><au>Emiko KAWAMURA</au><au>Yoshiaki YODO</au><au>Shigenori HARADA</au><au>Taro ARAKAWA</au><au>Masamitsu AGARI</au><au>Makiko OHMAE</au><au>Toshiki MIYAI</au><au>Minoru MATSUZAWA</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>WAFER PROCESSING METHOD INCLUDING APPLYING A POLYESTER SHEET TO A WAFER</title><date>2024-03-19</date><risdate>2024</risdate><abstract>A wafer processing method includes a polyester sheet providing step of positioning a wafer (1) in an inside opening (7a) of a ring frame (7) and providing a polyester sheet (9) on a back side (1b) or a front side (1a) of the wafer (1) and on a back side (7c) of the ring frame (7), a uniting step of heating the polyester sheet (9) as applying a pressure to the polyester sheet (9) to thereby unite the wafer (1) and the ring frame (7) through the polyester sheet (9) by thermocompression bonding, a dividing step of applying a laser beam (16) to the wafer (1) to form modified layers (3a) in the wafer (1), thereby dividing the wafer (1) into individual device chips (1c), and a pickup step of blowing out air (34a) to push up each device chip (1c) and picking up each device chip (1c) from the polyester sheet (9).</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_MY201820A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title WAFER PROCESSING METHOD INCLUDING APPLYING A POLYESTER SHEET TO A WAFER
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-24T16%3A02%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Hayato%20KIUCHI&rft.date=2024-03-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EMY201820A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true