PACKET VIDEO SIGNAL INVERSE TRANSPORT PROCESSOR MEMORY ADDRESS CIRCUITRY

IN AN INVERSE TRANSPORT PROCESSOR, PROGRAM COMPONENT PACKET PAYLOADS OF RESPECTIVE PROGRAM COMPONENTS ARE MULTIPLEXED TO A MEMORY (18) DATA INPUT PORT AND DIRECTED TO MUTUALLY EXCLUSIVE AREAS OF RANDOM ACCESS MEMORY (RAM). THE PROCESSOR INCLUDES MULTIPLE DIRECT MEMORY (18) ACCESS CIRCUITRY FOR WRITI...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KEVIN ELLIOTT BRIDGEWATER, MICHAEL SCOTT DEISS
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KEVIN ELLIOTT BRIDGEWATER
MICHAEL SCOTT DEISS
description IN AN INVERSE TRANSPORT PROCESSOR, PROGRAM COMPONENT PACKET PAYLOADS OF RESPECTIVE PROGRAM COMPONENTS ARE MULTIPLEXED TO A MEMORY (18) DATA INPUT PORT AND DIRECTED TO MUTUALLY EXCLUSIVE AREAS OF RANDOM ACCESS MEMORY (RAM). THE PROCESSOR INCLUDES MULTIPLE DIRECT MEMORY (18) ACCESS CIRCUITRY FOR WRITING THE PAYLOADS OF COMPONENT DATA TO THE MUTUALLY EXCLUSIVE BLOCKS OF THE MEMORY (18). MEMORY ACCESS FOR READ AND WRITE FUNCTIONS ARE ARBITRATED SO THAT NO INCOMING PROGRAM DATA CAN BE LOST, AND ALL COMPONENT PROCESSORS (21-24) ARE SERVICED.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_MY121258A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>MY121258A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_MY121258A3</originalsourceid><addsrcrecordid>eNrjZPAIcHT2dg1RCPN0cfVXCPZ093P0UfD0C3MNCnZVCAly9AsO8A8KUQgI8nd2DQ72D1LwdfX1D4pUcHRxCQIKKDh7BjmHeoYERfIwsKYl5hSn8kJpbgY5N9cQZw_d1IL8-NTigsTk1LzUknjfSEMjQyNTC0djggoAP24sTA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PACKET VIDEO SIGNAL INVERSE TRANSPORT PROCESSOR MEMORY ADDRESS CIRCUITRY</title><source>esp@cenet</source><creator>KEVIN ELLIOTT BRIDGEWATER ; MICHAEL SCOTT DEISS</creator><creatorcontrib>KEVIN ELLIOTT BRIDGEWATER ; MICHAEL SCOTT DEISS</creatorcontrib><description>IN AN INVERSE TRANSPORT PROCESSOR, PROGRAM COMPONENT PACKET PAYLOADS OF RESPECTIVE PROGRAM COMPONENTS ARE MULTIPLEXED TO A MEMORY (18) DATA INPUT PORT AND DIRECTED TO MUTUALLY EXCLUSIVE AREAS OF RANDOM ACCESS MEMORY (RAM). THE PROCESSOR INCLUDES MULTIPLE DIRECT MEMORY (18) ACCESS CIRCUITRY FOR WRITING THE PAYLOADS OF COMPONENT DATA TO THE MUTUALLY EXCLUSIVE BLOCKS OF THE MEMORY (18). MEMORY ACCESS FOR READ AND WRITE FUNCTIONS ARE ARBITRATED SO THAT NO INCOMING PROGRAM DATA CAN BE LOST, AND ALL COMPONENT PROCESSORS (21-24) ARE SERVICED.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060128&amp;DB=EPODOC&amp;CC=MY&amp;NR=121258A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060128&amp;DB=EPODOC&amp;CC=MY&amp;NR=121258A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KEVIN ELLIOTT BRIDGEWATER</creatorcontrib><creatorcontrib>MICHAEL SCOTT DEISS</creatorcontrib><title>PACKET VIDEO SIGNAL INVERSE TRANSPORT PROCESSOR MEMORY ADDRESS CIRCUITRY</title><description>IN AN INVERSE TRANSPORT PROCESSOR, PROGRAM COMPONENT PACKET PAYLOADS OF RESPECTIVE PROGRAM COMPONENTS ARE MULTIPLEXED TO A MEMORY (18) DATA INPUT PORT AND DIRECTED TO MUTUALLY EXCLUSIVE AREAS OF RANDOM ACCESS MEMORY (RAM). THE PROCESSOR INCLUDES MULTIPLE DIRECT MEMORY (18) ACCESS CIRCUITRY FOR WRITING THE PAYLOADS OF COMPONENT DATA TO THE MUTUALLY EXCLUSIVE BLOCKS OF THE MEMORY (18). MEMORY ACCESS FOR READ AND WRITE FUNCTIONS ARE ARBITRATED SO THAT NO INCOMING PROGRAM DATA CAN BE LOST, AND ALL COMPONENT PROCESSORS (21-24) ARE SERVICED.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPAIcHT2dg1RCPN0cfVXCPZ093P0UfD0C3MNCnZVCAly9AsO8A8KUQgI8nd2DQ72D1LwdfX1D4pUcHRxCQIKKDh7BjmHeoYERfIwsKYl5hSn8kJpbgY5N9cQZw_d1IL8-NTigsTk1LzUknjfSEMjQyNTC0djggoAP24sTA</recordid><startdate>20060128</startdate><enddate>20060128</enddate><creator>KEVIN ELLIOTT BRIDGEWATER</creator><creator>MICHAEL SCOTT DEISS</creator><scope>EVB</scope></search><sort><creationdate>20060128</creationdate><title>PACKET VIDEO SIGNAL INVERSE TRANSPORT PROCESSOR MEMORY ADDRESS CIRCUITRY</title><author>KEVIN ELLIOTT BRIDGEWATER ; MICHAEL SCOTT DEISS</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_MY121258A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>PICTORIAL COMMUNICATION, e.g. TELEVISION</topic><toplevel>online_resources</toplevel><creatorcontrib>KEVIN ELLIOTT BRIDGEWATER</creatorcontrib><creatorcontrib>MICHAEL SCOTT DEISS</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KEVIN ELLIOTT BRIDGEWATER</au><au>MICHAEL SCOTT DEISS</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PACKET VIDEO SIGNAL INVERSE TRANSPORT PROCESSOR MEMORY ADDRESS CIRCUITRY</title><date>2006-01-28</date><risdate>2006</risdate><abstract>IN AN INVERSE TRANSPORT PROCESSOR, PROGRAM COMPONENT PACKET PAYLOADS OF RESPECTIVE PROGRAM COMPONENTS ARE MULTIPLEXED TO A MEMORY (18) DATA INPUT PORT AND DIRECTED TO MUTUALLY EXCLUSIVE AREAS OF RANDOM ACCESS MEMORY (RAM). THE PROCESSOR INCLUDES MULTIPLE DIRECT MEMORY (18) ACCESS CIRCUITRY FOR WRITING THE PAYLOADS OF COMPONENT DATA TO THE MUTUALLY EXCLUSIVE BLOCKS OF THE MEMORY (18). MEMORY ACCESS FOR READ AND WRITE FUNCTIONS ARE ARBITRATED SO THAT NO INCOMING PROGRAM DATA CAN BE LOST, AND ALL COMPONENT PROCESSORS (21-24) ARE SERVICED.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_MY121258A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
PICTORIAL COMMUNICATION, e.g. TELEVISION
title PACKET VIDEO SIGNAL INVERSE TRANSPORT PROCESSOR MEMORY ADDRESS CIRCUITRY
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T08%3A07%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KEVIN%20ELLIOTT%20BRIDGEWATER&rft.date=2006-01-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EMY121258A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true