SELF REGULATING TEMPERATURE/ PERFORMANCE VOLTAGE SCHEME FOR MICROS (X86)
A PROCESSOR(34) WHICH OPTIMIZES PERFORMANCE OPPORTUNISTICALLY BY USING A HIERARCHY OF VARIABLES COMPRISING VOLTAGE, CLOCKING AND THE OPERATIONS BEING PERFORMED BY THE PROCESSOR OR ITS SYSTEM. THE INVENTION ACCOMPLISHES PERFORMANCE OPTIMIZATION BY DEFINING VARIOUS STATES WITH THE GOAL THAT THE PROCES...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | WILBUR DAVID PRICER SEBASTIAN THEODORE VENTRONE MICHEL SALIB MICHAIL |
| description | A PROCESSOR(34) WHICH OPTIMIZES PERFORMANCE OPPORTUNISTICALLY BY USING A HIERARCHY OF VARIABLES COMPRISING VOLTAGE, CLOCKING AND THE OPERATIONS BEING PERFORMED BY THE PROCESSOR OR ITS SYSTEM. THE INVENTION ACCOMPLISHES PERFORMANCE OPTIMIZATION BY DEFINING VARIOUS STATES WITH THE GOAL THAT THE PROCESSOR STAYS IN AN OPTIMAL PERFORMANCE STATE OF ACCELERATED VOLTAGE AND CLOCK WHEN THE PROCESSOR EXECUTIONAL UNITS ARE OPERATING. THE STATES ARE SELECTED BY A LOGIC NETWORK(36) BASED ON INFORMATION THAT IS PROVIDED BY TEMPERATURE SENSORS AND A PERFORMANCE CONTROL(32). THE LOGIC NETWORK CAN BE ENVISIONED AS AN UP-DOWN COUNTER. THE COUNTER CAN BE ADVANCED UP OR DOWN THE STATE "LADDER" AS THE CONDITIONS WARRANT. (FIG. 2) |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_MY117872A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>MY117872A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_MY117872A3</originalsourceid><addsrcrecordid>eNrjZPAIdvVxUwhydQ_1cQzx9HNXCHH1DXANcgwJDXLVVwCy3PyDfB39nF0Vwvx9QhzdXRWCnT1cfV0VgOIKvp7OQf7BChoRFmaaPAysaYk5xam8UJqbQc7NNcTZQze1ID8-tbggMTk1L7Uk3jfS0NDcwtzI0ZigAgD5ESuE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SELF REGULATING TEMPERATURE/ PERFORMANCE VOLTAGE SCHEME FOR MICROS (X86)</title><source>esp@cenet</source><creator>WILBUR DAVID PRICER ; SEBASTIAN THEODORE VENTRONE ; MICHEL SALIB MICHAIL</creator><creatorcontrib>WILBUR DAVID PRICER ; SEBASTIAN THEODORE VENTRONE ; MICHEL SALIB MICHAIL</creatorcontrib><description>A PROCESSOR(34) WHICH OPTIMIZES PERFORMANCE OPPORTUNISTICALLY BY USING A HIERARCHY OF VARIABLES COMPRISING VOLTAGE, CLOCKING AND THE OPERATIONS BEING PERFORMED BY THE PROCESSOR OR ITS SYSTEM. THE INVENTION ACCOMPLISHES PERFORMANCE OPTIMIZATION BY DEFINING VARIOUS STATES WITH THE GOAL THAT THE PROCESSOR STAYS IN AN OPTIMAL PERFORMANCE STATE OF ACCELERATED VOLTAGE AND CLOCK WHEN THE PROCESSOR EXECUTIONAL UNITS ARE OPERATING. THE STATES ARE SELECTED BY A LOGIC NETWORK(36) BASED ON INFORMATION THAT IS PROVIDED BY TEMPERATURE SENSORS AND A PERFORMANCE CONTROL(32). THE LOGIC NETWORK CAN BE ENVISIONED AS AN UP-DOWN COUNTER. THE COUNTER CAN BE ADVANCED UP OR DOWN THE STATE "LADDER" AS THE CONDITIONS WARRANT. (FIG. 2)</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2004</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040830&DB=EPODOC&CC=MY&NR=117872A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,777,882,25545,76296</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20040830&DB=EPODOC&CC=MY&NR=117872A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WILBUR DAVID PRICER</creatorcontrib><creatorcontrib>SEBASTIAN THEODORE VENTRONE</creatorcontrib><creatorcontrib>MICHEL SALIB MICHAIL</creatorcontrib><title>SELF REGULATING TEMPERATURE/ PERFORMANCE VOLTAGE SCHEME FOR MICROS (X86)</title><description>A PROCESSOR(34) WHICH OPTIMIZES PERFORMANCE OPPORTUNISTICALLY BY USING A HIERARCHY OF VARIABLES COMPRISING VOLTAGE, CLOCKING AND THE OPERATIONS BEING PERFORMED BY THE PROCESSOR OR ITS SYSTEM. THE INVENTION ACCOMPLISHES PERFORMANCE OPTIMIZATION BY DEFINING VARIOUS STATES WITH THE GOAL THAT THE PROCESSOR STAYS IN AN OPTIMAL PERFORMANCE STATE OF ACCELERATED VOLTAGE AND CLOCK WHEN THE PROCESSOR EXECUTIONAL UNITS ARE OPERATING. THE STATES ARE SELECTED BY A LOGIC NETWORK(36) BASED ON INFORMATION THAT IS PROVIDED BY TEMPERATURE SENSORS AND A PERFORMANCE CONTROL(32). THE LOGIC NETWORK CAN BE ENVISIONED AS AN UP-DOWN COUNTER. THE COUNTER CAN BE ADVANCED UP OR DOWN THE STATE "LADDER" AS THE CONDITIONS WARRANT. (FIG. 2)</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2004</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPAIdvVxUwhydQ_1cQzx9HNXCHH1DXANcgwJDXLVVwCy3PyDfB39nF0Vwvx9QhzdXRWCnT1cfV0VgOIKvp7OQf7BChoRFmaaPAysaYk5xam8UJqbQc7NNcTZQze1ID8-tbggMTk1L7Uk3jfS0NDcwtzI0ZigAgD5ESuE</recordid><startdate>20040830</startdate><enddate>20040830</enddate><creator>WILBUR DAVID PRICER</creator><creator>SEBASTIAN THEODORE VENTRONE</creator><creator>MICHEL SALIB MICHAIL</creator><scope>EVB</scope></search><sort><creationdate>20040830</creationdate><title>SELF REGULATING TEMPERATURE/ PERFORMANCE VOLTAGE SCHEME FOR MICROS (X86)</title><author>WILBUR DAVID PRICER ; SEBASTIAN THEODORE VENTRONE ; MICHEL SALIB MICHAIL</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_MY117872A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2004</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>WILBUR DAVID PRICER</creatorcontrib><creatorcontrib>SEBASTIAN THEODORE VENTRONE</creatorcontrib><creatorcontrib>MICHEL SALIB MICHAIL</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WILBUR DAVID PRICER</au><au>SEBASTIAN THEODORE VENTRONE</au><au>MICHEL SALIB MICHAIL</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SELF REGULATING TEMPERATURE/ PERFORMANCE VOLTAGE SCHEME FOR MICROS (X86)</title><date>2004-08-30</date><risdate>2004</risdate><abstract>A PROCESSOR(34) WHICH OPTIMIZES PERFORMANCE OPPORTUNISTICALLY BY USING A HIERARCHY OF VARIABLES COMPRISING VOLTAGE, CLOCKING AND THE OPERATIONS BEING PERFORMED BY THE PROCESSOR OR ITS SYSTEM. THE INVENTION ACCOMPLISHES PERFORMANCE OPTIMIZATION BY DEFINING VARIOUS STATES WITH THE GOAL THAT THE PROCESSOR STAYS IN AN OPTIMAL PERFORMANCE STATE OF ACCELERATED VOLTAGE AND CLOCK WHEN THE PROCESSOR EXECUTIONAL UNITS ARE OPERATING. THE STATES ARE SELECTED BY A LOGIC NETWORK(36) BASED ON INFORMATION THAT IS PROVIDED BY TEMPERATURE SENSORS AND A PERFORMANCE CONTROL(32). THE LOGIC NETWORK CAN BE ENVISIONED AS AN UP-DOWN COUNTER. THE COUNTER CAN BE ADVANCED UP OR DOWN THE STATE "LADDER" AS THE CONDITIONS WARRANT. (FIG. 2)</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_MY117872A |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
| title | SELF REGULATING TEMPERATURE/ PERFORMANCE VOLTAGE SCHEME FOR MICROS (X86) |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-20T18%3A57%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WILBUR%20DAVID%20PRICER&rft.date=2004-08-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EMY117872A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |