SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE EMPLOYING MOSFETS

A semiconductor integrated circuit device which enables the relaxation of deterioration in reliability due to the hot electron effect and a further promotion of high integration density is disclosed. For this purpose, a MOSFET having a drain region consisting of a low concentration impurity diffused...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: KOSHIMARU, SHIGERU
Format: Patent
Sprache:eng ; kor
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KOSHIMARU, SHIGERU
description A semiconductor integrated circuit device which enables the relaxation of deterioration in reliability due to the hot electron effect and a further promotion of high integration density is disclosed. For this purpose, a MOSFET having a drain region consisting of a low concentration impurity diffused layer and a high concentration impurity diffused layer with shallow junction is employed. The variations of the device characteristics are averaged out and the life of the device as a whole is prolonged by increasing the length of the low concentration impurity diffused layer of an N-channel MOSFET, of a circuit whose operating conditions are susceptible to the hot electron effect as in the case of a CMOS address inverter which receives an address signal supplied as a TTL output, and by lowering the drain voltage by an advantageous use of the potential drop due to the resistance of the low concentration impurity diffused layer. The length of the low concentration impurity diffused layer of other MOSFETs is designed by considering the withstand voltage against punch-through between the drain and the source. In this way, it becomes possible to reduce the channel length compared with the case of a device with LDD structure.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR950006985BB1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR950006985BB1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR950006985BB13</originalsourceid><addsrcrecordid>eNrjZLAMdvX1dPb3cwl1DvEPUvD0C3F1D3IMcXVRcPYMcg71DFFwcQ3zdHZVcPUN8PGP9PRzV_D1D3ZzDQnmYWBNS8wpTuWF0twMykBhZw_d1IL8-NTigsTk1LzUknjvIEtTAwMDM0sLUycnQ2PiVAEAYtAqNg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE EMPLOYING MOSFETS</title><source>esp@cenet</source><creator>KOSHIMARU, SHIGERU</creator><creatorcontrib>KOSHIMARU, SHIGERU</creatorcontrib><description>A semiconductor integrated circuit device which enables the relaxation of deterioration in reliability due to the hot electron effect and a further promotion of high integration density is disclosed. For this purpose, a MOSFET having a drain region consisting of a low concentration impurity diffused layer and a high concentration impurity diffused layer with shallow junction is employed. The variations of the device characteristics are averaged out and the life of the device as a whole is prolonged by increasing the length of the low concentration impurity diffused layer of an N-channel MOSFET, of a circuit whose operating conditions are susceptible to the hot electron effect as in the case of a CMOS address inverter which receives an address signal supplied as a TTL output, and by lowering the drain voltage by an advantageous use of the potential drop due to the resistance of the low concentration impurity diffused layer. The length of the low concentration impurity diffused layer of other MOSFETs is designed by considering the withstand voltage against punch-through between the drain and the source. In this way, it becomes possible to reduce the channel length compared with the case of a device with LDD structure.</description><edition>6</edition><language>eng ; kor</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1995</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19950626&amp;DB=EPODOC&amp;CC=KR&amp;NR=950006985B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25547,76298</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19950626&amp;DB=EPODOC&amp;CC=KR&amp;NR=950006985B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KOSHIMARU, SHIGERU</creatorcontrib><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE EMPLOYING MOSFETS</title><description>A semiconductor integrated circuit device which enables the relaxation of deterioration in reliability due to the hot electron effect and a further promotion of high integration density is disclosed. For this purpose, a MOSFET having a drain region consisting of a low concentration impurity diffused layer and a high concentration impurity diffused layer with shallow junction is employed. The variations of the device characteristics are averaged out and the life of the device as a whole is prolonged by increasing the length of the low concentration impurity diffused layer of an N-channel MOSFET, of a circuit whose operating conditions are susceptible to the hot electron effect as in the case of a CMOS address inverter which receives an address signal supplied as a TTL output, and by lowering the drain voltage by an advantageous use of the potential drop due to the resistance of the low concentration impurity diffused layer. The length of the low concentration impurity diffused layer of other MOSFETs is designed by considering the withstand voltage against punch-through between the drain and the source. In this way, it becomes possible to reduce the channel length compared with the case of a device with LDD structure.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1995</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAMdvX1dPb3cwl1DvEPUvD0C3F1D3IMcXVRcPYMcg71DFFwcQ3zdHZVcPUN8PGP9PRzV_D1D3ZzDQnmYWBNS8wpTuWF0twMykBhZw_d1IL8-NTigsTk1LzUknjvIEtTAwMDM0sLUycnQ2PiVAEAYtAqNg</recordid><startdate>19950626</startdate><enddate>19950626</enddate><creator>KOSHIMARU, SHIGERU</creator><scope>EVB</scope></search><sort><creationdate>19950626</creationdate><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE EMPLOYING MOSFETS</title><author>KOSHIMARU, SHIGERU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR950006985BB13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; kor</language><creationdate>1995</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KOSHIMARU, SHIGERU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KOSHIMARU, SHIGERU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE EMPLOYING MOSFETS</title><date>1995-06-26</date><risdate>1995</risdate><abstract>A semiconductor integrated circuit device which enables the relaxation of deterioration in reliability due to the hot electron effect and a further promotion of high integration density is disclosed. For this purpose, a MOSFET having a drain region consisting of a low concentration impurity diffused layer and a high concentration impurity diffused layer with shallow junction is employed. The variations of the device characteristics are averaged out and the life of the device as a whole is prolonged by increasing the length of the low concentration impurity diffused layer of an N-channel MOSFET, of a circuit whose operating conditions are susceptible to the hot electron effect as in the case of a CMOS address inverter which receives an address signal supplied as a TTL output, and by lowering the drain voltage by an advantageous use of the potential drop due to the resistance of the low concentration impurity diffused layer. The length of the low concentration impurity diffused layer of other MOSFETs is designed by considering the withstand voltage against punch-through between the drain and the source. In this way, it becomes possible to reduce the channel length compared with the case of a device with LDD structure.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; kor
recordid cdi_epo_espacenet_KR950006985BB1
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE EMPLOYING MOSFETS
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-16T09%3A13%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KOSHIMARU,%20SHIGERU&rft.date=1995-06-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR950006985BB1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true