Test device and test system for semiconductor device

테스트 장치가 제공된다. 테스트 장치는, 메인 보드, 상기 메인 보드 상에, 제1 및 제2 반도체 장치가 피시험 장치(Device Under Test, DUT)로서 각각 장착되는 제1 및 제2 DUT 보드, 및 상기 제1 DUT 보드의 일 단부 및 타 단부에 각각 이격 배치되고, 제1 및 제2 신호를 각각 전송하는 제1 및 제2 커넥터를 포함하되, 상기 제1 신호는, 상기 제1 커넥터를 경유하여 상기 제1 DUT 보드로 입력되는 제1 전기적 경로를 형성하고, 상기 제2 신호는, 상기 제2 커넥터를 경유하여 상기 제1 DUT 보드로부...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: PARK SOO YONG, KWON SOON IL, KIM TAE HWAN, SHIN SEONG SEOB
Format: Patent
Sprache:eng ; kor
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator PARK SOO YONG
KWON SOON IL
KIM TAE HWAN
SHIN SEONG SEOB
description 테스트 장치가 제공된다. 테스트 장치는, 메인 보드, 상기 메인 보드 상에, 제1 및 제2 반도체 장치가 피시험 장치(Device Under Test, DUT)로서 각각 장착되는 제1 및 제2 DUT 보드, 및 상기 제1 DUT 보드의 일 단부 및 타 단부에 각각 이격 배치되고, 제1 및 제2 신호를 각각 전송하는 제1 및 제2 커넥터를 포함하되, 상기 제1 신호는, 상기 제1 커넥터를 경유하여 상기 제1 DUT 보드로 입력되는 제1 전기적 경로를 형성하고, 상기 제2 신호는, 상기 제2 커넥터를 경유하여 상기 제1 DUT 보드로부터 출력되어 상기 제2 DUT 보드로 입력되는 제2 전기적 경로를 형성한다. A test device includes a main board. First and second device under test (DUT) boards are disposed on the main board. First and second semiconductor devices are mounted on the first and second DUT boards, respectively. The first and second semiconductor devices are DUTs. First and second connectors are respectively disposed at a first end and a second end of the first DUT board. The first and second connectors are spaced apart from each other and respectively transmit first and second signals. The first signal forms a first electrical path along which the first signal is input to the first DUT board via the first connector. The second signal forms a second electrical path along which the second signal is output from the first DUT board and input to the second DUT board via the second connector.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20240076969A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20240076969A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20240076969A3</originalsourceid><addsrcrecordid>eNrjZDAJSS0uUUhJLctMTlVIzEtRKAHxiyuLS1JzFdLyixSKU3Mzk_PzUkqTS4A8iEIeBta0xJziVF4ozc2g7OYa4uyhm1qQH59aXJCYnJqXWhLvHWRkYGRiYGBuZmlm6WhMnCoA5MQtzw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Test device and test system for semiconductor device</title><source>esp@cenet</source><creator>PARK SOO YONG ; KWON SOON IL ; KIM TAE HWAN ; SHIN SEONG SEOB</creator><creatorcontrib>PARK SOO YONG ; KWON SOON IL ; KIM TAE HWAN ; SHIN SEONG SEOB</creatorcontrib><description>테스트 장치가 제공된다. 테스트 장치는, 메인 보드, 상기 메인 보드 상에, 제1 및 제2 반도체 장치가 피시험 장치(Device Under Test, DUT)로서 각각 장착되는 제1 및 제2 DUT 보드, 및 상기 제1 DUT 보드의 일 단부 및 타 단부에 각각 이격 배치되고, 제1 및 제2 신호를 각각 전송하는 제1 및 제2 커넥터를 포함하되, 상기 제1 신호는, 상기 제1 커넥터를 경유하여 상기 제1 DUT 보드로 입력되는 제1 전기적 경로를 형성하고, 상기 제2 신호는, 상기 제2 커넥터를 경유하여 상기 제1 DUT 보드로부터 출력되어 상기 제2 DUT 보드로 입력되는 제2 전기적 경로를 형성한다. A test device includes a main board. First and second device under test (DUT) boards are disposed on the main board. First and second semiconductor devices are mounted on the first and second DUT boards, respectively. The first and second semiconductor devices are DUTs. First and second connectors are respectively disposed at a first end and a second end of the first DUT board. The first and second connectors are spaced apart from each other and respectively transmit first and second signals. The first signal forms a first electrical path along which the first signal is input to the first DUT board via the first connector. The second signal forms a second electrical path along which the second signal is output from the first DUT board and input to the second DUT board via the second connector.</description><language>eng ; kor</language><subject>MEASURING ; MEASURING ELECTRIC VARIABLES ; MEASURING MAGNETIC VARIABLES ; PHYSICS ; TESTING</subject><creationdate>2024</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240531&amp;DB=EPODOC&amp;CC=KR&amp;NR=20240076969A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20240531&amp;DB=EPODOC&amp;CC=KR&amp;NR=20240076969A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PARK SOO YONG</creatorcontrib><creatorcontrib>KWON SOON IL</creatorcontrib><creatorcontrib>KIM TAE HWAN</creatorcontrib><creatorcontrib>SHIN SEONG SEOB</creatorcontrib><title>Test device and test system for semiconductor device</title><description>테스트 장치가 제공된다. 테스트 장치는, 메인 보드, 상기 메인 보드 상에, 제1 및 제2 반도체 장치가 피시험 장치(Device Under Test, DUT)로서 각각 장착되는 제1 및 제2 DUT 보드, 및 상기 제1 DUT 보드의 일 단부 및 타 단부에 각각 이격 배치되고, 제1 및 제2 신호를 각각 전송하는 제1 및 제2 커넥터를 포함하되, 상기 제1 신호는, 상기 제1 커넥터를 경유하여 상기 제1 DUT 보드로 입력되는 제1 전기적 경로를 형성하고, 상기 제2 신호는, 상기 제2 커넥터를 경유하여 상기 제1 DUT 보드로부터 출력되어 상기 제2 DUT 보드로 입력되는 제2 전기적 경로를 형성한다. A test device includes a main board. First and second device under test (DUT) boards are disposed on the main board. First and second semiconductor devices are mounted on the first and second DUT boards, respectively. The first and second semiconductor devices are DUTs. First and second connectors are respectively disposed at a first end and a second end of the first DUT board. The first and second connectors are spaced apart from each other and respectively transmit first and second signals. The first signal forms a first electrical path along which the first signal is input to the first DUT board via the first connector. The second signal forms a second electrical path along which the second signal is output from the first DUT board and input to the second DUT board via the second connector.</description><subject>MEASURING</subject><subject>MEASURING ELECTRIC VARIABLES</subject><subject>MEASURING MAGNETIC VARIABLES</subject><subject>PHYSICS</subject><subject>TESTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2024</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDAJSS0uUUhJLctMTlVIzEtRKAHxiyuLS1JzFdLyixSKU3Mzk_PzUkqTS4A8iEIeBta0xJziVF4ozc2g7OYa4uyhm1qQH59aXJCYnJqXWhLvHWRkYGRiYGBuZmlm6WhMnCoA5MQtzw</recordid><startdate>20240531</startdate><enddate>20240531</enddate><creator>PARK SOO YONG</creator><creator>KWON SOON IL</creator><creator>KIM TAE HWAN</creator><creator>SHIN SEONG SEOB</creator><scope>EVB</scope></search><sort><creationdate>20240531</creationdate><title>Test device and test system for semiconductor device</title><author>PARK SOO YONG ; KWON SOON IL ; KIM TAE HWAN ; SHIN SEONG SEOB</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20240076969A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; kor</language><creationdate>2024</creationdate><topic>MEASURING</topic><topic>MEASURING ELECTRIC VARIABLES</topic><topic>MEASURING MAGNETIC VARIABLES</topic><topic>PHYSICS</topic><topic>TESTING</topic><toplevel>online_resources</toplevel><creatorcontrib>PARK SOO YONG</creatorcontrib><creatorcontrib>KWON SOON IL</creatorcontrib><creatorcontrib>KIM TAE HWAN</creatorcontrib><creatorcontrib>SHIN SEONG SEOB</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PARK SOO YONG</au><au>KWON SOON IL</au><au>KIM TAE HWAN</au><au>SHIN SEONG SEOB</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Test device and test system for semiconductor device</title><date>2024-05-31</date><risdate>2024</risdate><abstract>테스트 장치가 제공된다. 테스트 장치는, 메인 보드, 상기 메인 보드 상에, 제1 및 제2 반도체 장치가 피시험 장치(Device Under Test, DUT)로서 각각 장착되는 제1 및 제2 DUT 보드, 및 상기 제1 DUT 보드의 일 단부 및 타 단부에 각각 이격 배치되고, 제1 및 제2 신호를 각각 전송하는 제1 및 제2 커넥터를 포함하되, 상기 제1 신호는, 상기 제1 커넥터를 경유하여 상기 제1 DUT 보드로 입력되는 제1 전기적 경로를 형성하고, 상기 제2 신호는, 상기 제2 커넥터를 경유하여 상기 제1 DUT 보드로부터 출력되어 상기 제2 DUT 보드로 입력되는 제2 전기적 경로를 형성한다. A test device includes a main board. First and second device under test (DUT) boards are disposed on the main board. First and second semiconductor devices are mounted on the first and second DUT boards, respectively. The first and second semiconductor devices are DUTs. First and second connectors are respectively disposed at a first end and a second end of the first DUT board. The first and second connectors are spaced apart from each other and respectively transmit first and second signals. The first signal forms a first electrical path along which the first signal is input to the first DUT board via the first connector. The second signal forms a second electrical path along which the second signal is output from the first DUT board and input to the second DUT board via the second connector.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; kor
recordid cdi_epo_espacenet_KR20240076969A
source esp@cenet
subjects MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
TESTING
title Test device and test system for semiconductor device
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T22%3A02%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PARK%20SOO%20YONG&rft.date=2024-05-31&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20240076969A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true