반도체 장치의 제조 방법, 기판 처리 장치 및 프로그램

홈을 포함하는 기판 상에 형성되는 막의 스텝 커버리지 성능을 개선할 수 있다. (a) 표면에 요부를 포함하는 기판의 측방으로부터 기판에 대하여 원료 가스를 공급하는 공정; (b) 기판에 대하여 반응 가스를 공급하는 공정; 및 (a)와 (b)를 비동시에 수행하는 사이클을 소정 횟수 수행하는 것에 의해 기판 상에 막을 형성하는 공정을 포함하고, (a)에서는 원료 가스를 요부 내벽에 충돌시키는 것에 의해 원료 가스를 분해시켜서 중간체를 발생시키고, 중간체를 요부 내벽에 부착시키고, (b)에서는 요부 내에 부착시킨 중간체와 반응 가스를 반...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HATTA HIROKI, IMAI YOSHINORI, OKAJIMA YUSAKU
Format: Patent
Sprache:kor
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HATTA HIROKI
IMAI YOSHINORI
OKAJIMA YUSAKU
description 홈을 포함하는 기판 상에 형성되는 막의 스텝 커버리지 성능을 개선할 수 있다. (a) 표면에 요부를 포함하는 기판의 측방으로부터 기판에 대하여 원료 가스를 공급하는 공정; (b) 기판에 대하여 반응 가스를 공급하는 공정; 및 (a)와 (b)를 비동시에 수행하는 사이클을 소정 횟수 수행하는 것에 의해 기판 상에 막을 형성하는 공정을 포함하고, (a)에서는 원료 가스를 요부 내벽에 충돌시키는 것에 의해 원료 가스를 분해시켜서 중간체를 발생시키고, 중간체를 요부 내벽에 부착시키고, (b)에서는 요부 내에 부착시킨 중간체와 반응 가스를 반응시킨다. According to the present disclosure, the step coverage performance of the film can be improved on the substrate. According to one embodiment of the present disclosure, there is provided a technique that includes: forming a film on a substrate provided with a concave structure on a surface thereof by performing a cycle a predetermined number of times, wherein the cycle includes: (a) supplying a source gas to the substrate from a side of the substrate; and (b) supplying a reactive gas to the substrate, and wherein, in (a), by colliding the source gas with an inner wall of the concave structure, the source gas is decomposed to generate an intermediate substance and the intermediate substance adheres to the inner wall of the concave structure, and wherein, in (b), the intermediate substance adhered to the inner wall of the concave structure reacts with the reactive gas.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20230157318A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20230157318A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20230157318A3</originalsourceid><addsrcrecordid>eNrjZPB4vWHG6_6WN5u2KLyZt_TNzhlv5s5QeLNgzpuFGxReb1j5etNUHYVXOza87Zmg8GbTjNfL1kCVASX7Fd5OaXm9cM6r7Ttez1vBw8CalphTnMoLpbkZlN1cQ5w9dFML8uNTiwsSk1PzUkvivYOMDIyMDQxNzY0NLRyNiVMFAJKqST0</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>반도체 장치의 제조 방법, 기판 처리 장치 및 프로그램</title><source>esp@cenet</source><creator>HATTA HIROKI ; IMAI YOSHINORI ; OKAJIMA YUSAKU</creator><creatorcontrib>HATTA HIROKI ; IMAI YOSHINORI ; OKAJIMA YUSAKU</creatorcontrib><description>홈을 포함하는 기판 상에 형성되는 막의 스텝 커버리지 성능을 개선할 수 있다. (a) 표면에 요부를 포함하는 기판의 측방으로부터 기판에 대하여 원료 가스를 공급하는 공정; (b) 기판에 대하여 반응 가스를 공급하는 공정; 및 (a)와 (b)를 비동시에 수행하는 사이클을 소정 횟수 수행하는 것에 의해 기판 상에 막을 형성하는 공정을 포함하고, (a)에서는 원료 가스를 요부 내벽에 충돌시키는 것에 의해 원료 가스를 분해시켜서 중간체를 발생시키고, 중간체를 요부 내벽에 부착시키고, (b)에서는 요부 내에 부착시킨 중간체와 반응 가스를 반응시킨다. According to the present disclosure, the step coverage performance of the film can be improved on the substrate. According to one embodiment of the present disclosure, there is provided a technique that includes: forming a film on a substrate provided with a concave structure on a surface thereof by performing a cycle a predetermined number of times, wherein the cycle includes: (a) supplying a source gas to the substrate from a side of the substrate; and (b) supplying a reactive gas to the substrate, and wherein, in (a), by colliding the source gas with an inner wall of the concave structure, the source gas is decomposed to generate an intermediate substance and the intermediate substance adheres to the inner wall of the concave structure, and wherein, in (b), the intermediate substance adhered to the inner wall of the concave structure reacts with the reactive gas.</description><language>kor</language><subject>BASIC ELECTRIC ELEMENTS ; CHEMICAL SURFACE TREATMENT ; CHEMISTRY ; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL ; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY IONIMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL ; COATING MATERIAL WITH METALLIC MATERIAL ; COATING METALLIC MATERIAL ; DIFFUSION TREATMENT OF METALLIC MATERIAL ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL ; METALLURGY ; SEMICONDUCTOR DEVICES ; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THESURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION</subject><creationdate>2023</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231116&amp;DB=EPODOC&amp;CC=KR&amp;NR=20230157318A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20231116&amp;DB=EPODOC&amp;CC=KR&amp;NR=20230157318A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HATTA HIROKI</creatorcontrib><creatorcontrib>IMAI YOSHINORI</creatorcontrib><creatorcontrib>OKAJIMA YUSAKU</creatorcontrib><title>반도체 장치의 제조 방법, 기판 처리 장치 및 프로그램</title><description>홈을 포함하는 기판 상에 형성되는 막의 스텝 커버리지 성능을 개선할 수 있다. (a) 표면에 요부를 포함하는 기판의 측방으로부터 기판에 대하여 원료 가스를 공급하는 공정; (b) 기판에 대하여 반응 가스를 공급하는 공정; 및 (a)와 (b)를 비동시에 수행하는 사이클을 소정 횟수 수행하는 것에 의해 기판 상에 막을 형성하는 공정을 포함하고, (a)에서는 원료 가스를 요부 내벽에 충돌시키는 것에 의해 원료 가스를 분해시켜서 중간체를 발생시키고, 중간체를 요부 내벽에 부착시키고, (b)에서는 요부 내에 부착시킨 중간체와 반응 가스를 반응시킨다. According to the present disclosure, the step coverage performance of the film can be improved on the substrate. According to one embodiment of the present disclosure, there is provided a technique that includes: forming a film on a substrate provided with a concave structure on a surface thereof by performing a cycle a predetermined number of times, wherein the cycle includes: (a) supplying a source gas to the substrate from a side of the substrate; and (b) supplying a reactive gas to the substrate, and wherein, in (a), by colliding the source gas with an inner wall of the concave structure, the source gas is decomposed to generate an intermediate substance and the intermediate substance adheres to the inner wall of the concave structure, and wherein, in (b), the intermediate substance adhered to the inner wall of the concave structure reacts with the reactive gas.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CHEMICAL SURFACE TREATMENT</subject><subject>CHEMISTRY</subject><subject>COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL</subject><subject>COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY IONIMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL</subject><subject>COATING MATERIAL WITH METALLIC MATERIAL</subject><subject>COATING METALLIC MATERIAL</subject><subject>DIFFUSION TREATMENT OF METALLIC MATERIAL</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL</subject><subject>METALLURGY</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THESURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2023</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZPB4vWHG6_6WN5u2KLyZt_TNzhlv5s5QeLNgzpuFGxReb1j5etNUHYVXOza87Zmg8GbTjNfL1kCVASX7Fd5OaXm9cM6r7Ttez1vBw8CalphTnMoLpbkZlN1cQ5w9dFML8uNTiwsSk1PzUkvivYOMDIyMDQxNzY0NLRyNiVMFAJKqST0</recordid><startdate>20231116</startdate><enddate>20231116</enddate><creator>HATTA HIROKI</creator><creator>IMAI YOSHINORI</creator><creator>OKAJIMA YUSAKU</creator><scope>EVB</scope></search><sort><creationdate>20231116</creationdate><title>반도체 장치의 제조 방법, 기판 처리 장치 및 프로그램</title><author>HATTA HIROKI ; IMAI YOSHINORI ; OKAJIMA YUSAKU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20230157318A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>kor</language><creationdate>2023</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CHEMICAL SURFACE TREATMENT</topic><topic>CHEMISTRY</topic><topic>COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL</topic><topic>COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY IONIMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL</topic><topic>COATING MATERIAL WITH METALLIC MATERIAL</topic><topic>COATING METALLIC MATERIAL</topic><topic>DIFFUSION TREATMENT OF METALLIC MATERIAL</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL</topic><topic>METALLURGY</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THESURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION</topic><toplevel>online_resources</toplevel><creatorcontrib>HATTA HIROKI</creatorcontrib><creatorcontrib>IMAI YOSHINORI</creatorcontrib><creatorcontrib>OKAJIMA YUSAKU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HATTA HIROKI</au><au>IMAI YOSHINORI</au><au>OKAJIMA YUSAKU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>반도체 장치의 제조 방법, 기판 처리 장치 및 프로그램</title><date>2023-11-16</date><risdate>2023</risdate><abstract>홈을 포함하는 기판 상에 형성되는 막의 스텝 커버리지 성능을 개선할 수 있다. (a) 표면에 요부를 포함하는 기판의 측방으로부터 기판에 대하여 원료 가스를 공급하는 공정; (b) 기판에 대하여 반응 가스를 공급하는 공정; 및 (a)와 (b)를 비동시에 수행하는 사이클을 소정 횟수 수행하는 것에 의해 기판 상에 막을 형성하는 공정을 포함하고, (a)에서는 원료 가스를 요부 내벽에 충돌시키는 것에 의해 원료 가스를 분해시켜서 중간체를 발생시키고, 중간체를 요부 내벽에 부착시키고, (b)에서는 요부 내에 부착시킨 중간체와 반응 가스를 반응시킨다. According to the present disclosure, the step coverage performance of the film can be improved on the substrate. According to one embodiment of the present disclosure, there is provided a technique that includes: forming a film on a substrate provided with a concave structure on a surface thereof by performing a cycle a predetermined number of times, wherein the cycle includes: (a) supplying a source gas to the substrate from a side of the substrate; and (b) supplying a reactive gas to the substrate, and wherein, in (a), by colliding the source gas with an inner wall of the concave structure, the source gas is decomposed to generate an intermediate substance and the intermediate substance adheres to the inner wall of the concave structure, and wherein, in (b), the intermediate substance adhered to the inner wall of the concave structure reacts with the reactive gas.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language kor
recordid cdi_epo_espacenet_KR20230157318A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
CHEMICAL SURFACE TREATMENT
CHEMISTRY
COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY IONIMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
COATING MATERIAL WITH METALLIC MATERIAL
COATING METALLIC MATERIAL
DIFFUSION TREATMENT OF METALLIC MATERIAL
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL
METALLURGY
SEMICONDUCTOR DEVICES
SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THESURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION
title 반도체 장치의 제조 방법, 기판 처리 장치 및 프로그램
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T09%3A02%3A14IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HATTA%20HIROKI&rft.date=2023-11-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20230157318A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true