Circuit board and electronic apparatus including the same
Provided are a circuit board which is marked with a specific shape at every predetermined unit on a dummy pattern inside a cut line of the circuit board so that a user can easily check which circuit it is, and an electronic apparatus including the same. The circuit board includes: a base layer; a pl...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng ; kor |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | LEE JAE MUN KWON BEOM JUN KIM JIN HYUN SON DONG EUN |
| description | Provided are a circuit board which is marked with a specific shape at every predetermined unit on a dummy pattern inside a cut line of the circuit board so that a user can easily check which circuit it is, and an electronic apparatus including the same. The circuit board includes: a base layer; a plurality of wiring patterns which are formed in parallel on one side or both sides of the base layer; and a dummy pattern which is formed between the wiring patterns. The dummy pattern includes a pattern for recognizing a channel.
회로 기판의 컷라인 내측 더미 패턴 상에 일정 단위마다 특정 형상으로 표시하여 몇 번째 회로인지 용이하게 확인할 수 있도록 하는 회로 기판 및 이를 구비하는 전자 장치를 제공한다. 상기 회로 기판은, 기재층; 기재층의 일면 또는 양면에 병렬로 형성되는 복수 개의 배선 패턴; 및 배선 패턴 사이에 형성된 더미 패턴을 포함하고, 더미 패턴은 채널 인식용 패턴을 포함한다. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20220134319A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20220134319A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20220134319A3</originalsourceid><addsrcrecordid>eNrjZLB0zixKLs0sUUjKTyxKUUjMS1FIzUlNLinKz8tMVkgsKEgsSiwpLVbIzEvOKU3JzEtXKMlIVShOzE3lYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXx3kFGBkZGBobGJsaGlo7GxKkCAPdlL30</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Circuit board and electronic apparatus including the same</title><source>esp@cenet</source><creator>LEE JAE MUN ; KWON BEOM JUN ; KIM JIN HYUN ; SON DONG EUN</creator><creatorcontrib>LEE JAE MUN ; KWON BEOM JUN ; KIM JIN HYUN ; SON DONG EUN</creatorcontrib><description>Provided are a circuit board which is marked with a specific shape at every predetermined unit on a dummy pattern inside a cut line of the circuit board so that a user can easily check which circuit it is, and an electronic apparatus including the same. The circuit board includes: a base layer; a plurality of wiring patterns which are formed in parallel on one side or both sides of the base layer; and a dummy pattern which is formed between the wiring patterns. The dummy pattern includes a pattern for recognizing a channel.
회로 기판의 컷라인 내측 더미 패턴 상에 일정 단위마다 특정 형상으로 표시하여 몇 번째 회로인지 용이하게 확인할 수 있도록 하는 회로 기판 및 이를 구비하는 전자 장치를 제공한다. 상기 회로 기판은, 기재층; 기재층의 일면 또는 양면에 병렬로 형성되는 복수 개의 배선 패턴; 및 배선 패턴 사이에 형성된 더미 패턴을 포함하고, 더미 패턴은 채널 인식용 패턴을 포함한다.</description><language>eng ; kor</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20221005&DB=EPODOC&CC=KR&NR=20220134319A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20221005&DB=EPODOC&CC=KR&NR=20220134319A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LEE JAE MUN</creatorcontrib><creatorcontrib>KWON BEOM JUN</creatorcontrib><creatorcontrib>KIM JIN HYUN</creatorcontrib><creatorcontrib>SON DONG EUN</creatorcontrib><title>Circuit board and electronic apparatus including the same</title><description>Provided are a circuit board which is marked with a specific shape at every predetermined unit on a dummy pattern inside a cut line of the circuit board so that a user can easily check which circuit it is, and an electronic apparatus including the same. The circuit board includes: a base layer; a plurality of wiring patterns which are formed in parallel on one side or both sides of the base layer; and a dummy pattern which is formed between the wiring patterns. The dummy pattern includes a pattern for recognizing a channel.
회로 기판의 컷라인 내측 더미 패턴 상에 일정 단위마다 특정 형상으로 표시하여 몇 번째 회로인지 용이하게 확인할 수 있도록 하는 회로 기판 및 이를 구비하는 전자 장치를 제공한다. 상기 회로 기판은, 기재층; 기재층의 일면 또는 양면에 병렬로 형성되는 복수 개의 배선 패턴; 및 배선 패턴 사이에 형성된 더미 패턴을 포함하고, 더미 패턴은 채널 인식용 패턴을 포함한다.</description><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLB0zixKLs0sUUjKTyxKUUjMS1FIzUlNLinKz8tMVkgsKEgsSiwpLVbIzEvOKU3JzEtXKMlIVShOzE3lYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXx3kFGBkZGBobGJsaGlo7GxKkCAPdlL30</recordid><startdate>20221005</startdate><enddate>20221005</enddate><creator>LEE JAE MUN</creator><creator>KWON BEOM JUN</creator><creator>KIM JIN HYUN</creator><creator>SON DONG EUN</creator><scope>EVB</scope></search><sort><creationdate>20221005</creationdate><title>Circuit board and electronic apparatus including the same</title><author>LEE JAE MUN ; KWON BEOM JUN ; KIM JIN HYUN ; SON DONG EUN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20220134319A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; kor</language><creationdate>2022</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>LEE JAE MUN</creatorcontrib><creatorcontrib>KWON BEOM JUN</creatorcontrib><creatorcontrib>KIM JIN HYUN</creatorcontrib><creatorcontrib>SON DONG EUN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LEE JAE MUN</au><au>KWON BEOM JUN</au><au>KIM JIN HYUN</au><au>SON DONG EUN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Circuit board and electronic apparatus including the same</title><date>2022-10-05</date><risdate>2022</risdate><abstract>Provided are a circuit board which is marked with a specific shape at every predetermined unit on a dummy pattern inside a cut line of the circuit board so that a user can easily check which circuit it is, and an electronic apparatus including the same. The circuit board includes: a base layer; a plurality of wiring patterns which are formed in parallel on one side or both sides of the base layer; and a dummy pattern which is formed between the wiring patterns. The dummy pattern includes a pattern for recognizing a channel.
회로 기판의 컷라인 내측 더미 패턴 상에 일정 단위마다 특정 형상으로 표시하여 몇 번째 회로인지 용이하게 확인할 수 있도록 하는 회로 기판 및 이를 구비하는 전자 장치를 제공한다. 상기 회로 기판은, 기재층; 기재층의 일면 또는 양면에 병렬로 형성되는 복수 개의 배선 패턴; 및 배선 패턴 사이에 형성된 더미 패턴을 포함하고, 더미 패턴은 채널 인식용 패턴을 포함한다.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng ; kor |
| recordid | cdi_epo_espacenet_KR20220134319A |
| source | esp@cenet |
| subjects | CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS |
| title | Circuit board and electronic apparatus including the same |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-29T20%3A41%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LEE%20JAE%20MUN&rft.date=2022-10-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20220134319A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |