Battery pack having silicon leakage preventing structure and Electronic device including the same

A battery pack according to an embodiment of the present invention includes: a plurality of battery cells; a cell frame that has a cell accommodating unit wall formed on one side and a groove-shaped BMS accommodating unit surrounded by the cell accommodating unit wall, and accommodates the plurality...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: PARK JISOO, SON YOUNGSU
Format: Patent
Sprache:eng ; kor
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator PARK JISOO
SON YOUNGSU
description A battery pack according to an embodiment of the present invention includes: a plurality of battery cells; a cell frame that has a cell accommodating unit wall formed on one side and a groove-shaped BMS accommodating unit surrounded by the cell accommodating unit wall, and accommodates the plurality of battery cells; a BMS electrically connected to the plurality of battery cells and accommodated in the BMS accommodating unit; and an insulating coating layer filled in the BMS accommodating unit to cover the BMS. 본 발명의 일 실시예에 따른 배터리 팩은, 복수의 배터리 셀; 일 측에 형성되는 셀 수용부 벽 및 상기 셀 수용부 벽에 의해 둘러싸인 홈 형태의 BMS 수용부를 구비하며, 상기 복수의 배터리 셀을 수용하는 셀 프레임; 상기 복수의 배터리 셀과 전기적으로 연결되며, 상기 BMS 수용부 내에 수용되는 BMS; 및 상기 BMS 수용부 내에 충진되어 상기 BMS를 커버하는 절연 코팅 층; 을 포함한다.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20220043642A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20220043642A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20220043642A3</originalsourceid><addsrcrecordid>eNqNjb0KwkAQBtNYiPoOC9ZCuAR7lYhgJ_Zh2XzGI-cm3G0Cvr0_-ABWU8zAzDPesxnikwaWju48eW0p-eClVwrgjlvQEDFB7assjmJjBLE2VAWIxV69UIPJC8irhLH5lHYHJX5gmc1uHBJWPy6y9bG6Hk4bDH2N9P5CYfX54nLn8rwstqXbFf9VLy3oPso</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Battery pack having silicon leakage preventing structure and Electronic device including the same</title><source>esp@cenet</source><creator>PARK JISOO ; SON YOUNGSU</creator><creatorcontrib>PARK JISOO ; SON YOUNGSU</creatorcontrib><description>A battery pack according to an embodiment of the present invention includes: a plurality of battery cells; a cell frame that has a cell accommodating unit wall formed on one side and a groove-shaped BMS accommodating unit surrounded by the cell accommodating unit wall, and accommodates the plurality of battery cells; a BMS electrically connected to the plurality of battery cells and accommodated in the BMS accommodating unit; and an insulating coating layer filled in the BMS accommodating unit to cover the BMS. 본 발명의 일 실시예에 따른 배터리 팩은, 복수의 배터리 셀; 일 측에 형성되는 셀 수용부 벽 및 상기 셀 수용부 벽에 의해 둘러싸인 홈 형태의 BMS 수용부를 구비하며, 상기 복수의 배터리 셀을 수용하는 셀 프레임; 상기 복수의 배터리 셀과 전기적으로 연결되며, 상기 BMS 수용부 내에 수용되는 BMS; 및 상기 BMS 수용부 내에 충진되어 상기 BMS를 커버하는 절연 코팅 층; 을 포함한다.</description><language>eng ; kor</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRICITY ; PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSIONOF CHEMICAL INTO ELECTRICAL ENERGY</subject><creationdate>2022</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220405&amp;DB=EPODOC&amp;CC=KR&amp;NR=20220043642A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,782,887,25571,76555</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20220405&amp;DB=EPODOC&amp;CC=KR&amp;NR=20220043642A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>PARK JISOO</creatorcontrib><creatorcontrib>SON YOUNGSU</creatorcontrib><title>Battery pack having silicon leakage preventing structure and Electronic device including the same</title><description>A battery pack according to an embodiment of the present invention includes: a plurality of battery cells; a cell frame that has a cell accommodating unit wall formed on one side and a groove-shaped BMS accommodating unit surrounded by the cell accommodating unit wall, and accommodates the plurality of battery cells; a BMS electrically connected to the plurality of battery cells and accommodated in the BMS accommodating unit; and an insulating coating layer filled in the BMS accommodating unit to cover the BMS. 본 발명의 일 실시예에 따른 배터리 팩은, 복수의 배터리 셀; 일 측에 형성되는 셀 수용부 벽 및 상기 셀 수용부 벽에 의해 둘러싸인 홈 형태의 BMS 수용부를 구비하며, 상기 복수의 배터리 셀을 수용하는 셀 프레임; 상기 복수의 배터리 셀과 전기적으로 연결되며, 상기 BMS 수용부 내에 수용되는 BMS; 및 상기 BMS 수용부 내에 충진되어 상기 BMS를 커버하는 절연 코팅 층; 을 포함한다.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRICITY</subject><subject>PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSIONOF CHEMICAL INTO ELECTRICAL ENERGY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2022</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjb0KwkAQBtNYiPoOC9ZCuAR7lYhgJ_Zh2XzGI-cm3G0Cvr0_-ABWU8zAzDPesxnikwaWju48eW0p-eClVwrgjlvQEDFB7assjmJjBLE2VAWIxV69UIPJC8irhLH5lHYHJX5gmc1uHBJWPy6y9bG6Hk4bDH2N9P5CYfX54nLn8rwstqXbFf9VLy3oPso</recordid><startdate>20220405</startdate><enddate>20220405</enddate><creator>PARK JISOO</creator><creator>SON YOUNGSU</creator><scope>EVB</scope></search><sort><creationdate>20220405</creationdate><title>Battery pack having silicon leakage preventing structure and Electronic device including the same</title><author>PARK JISOO ; SON YOUNGSU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20220043642A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; kor</language><creationdate>2022</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRICITY</topic><topic>PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSIONOF CHEMICAL INTO ELECTRICAL ENERGY</topic><toplevel>online_resources</toplevel><creatorcontrib>PARK JISOO</creatorcontrib><creatorcontrib>SON YOUNGSU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>PARK JISOO</au><au>SON YOUNGSU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Battery pack having silicon leakage preventing structure and Electronic device including the same</title><date>2022-04-05</date><risdate>2022</risdate><abstract>A battery pack according to an embodiment of the present invention includes: a plurality of battery cells; a cell frame that has a cell accommodating unit wall formed on one side and a groove-shaped BMS accommodating unit surrounded by the cell accommodating unit wall, and accommodates the plurality of battery cells; a BMS electrically connected to the plurality of battery cells and accommodated in the BMS accommodating unit; and an insulating coating layer filled in the BMS accommodating unit to cover the BMS. 본 발명의 일 실시예에 따른 배터리 팩은, 복수의 배터리 셀; 일 측에 형성되는 셀 수용부 벽 및 상기 셀 수용부 벽에 의해 둘러싸인 홈 형태의 BMS 수용부를 구비하며, 상기 복수의 배터리 셀을 수용하는 셀 프레임; 상기 복수의 배터리 셀과 전기적으로 연결되며, 상기 BMS 수용부 내에 수용되는 BMS; 및 상기 BMS 수용부 내에 충진되어 상기 BMS를 커버하는 절연 코팅 층; 을 포함한다.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; kor
recordid cdi_epo_espacenet_KR20220043642A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRICITY
PROCESSES OR MEANS, e.g. BATTERIES, FOR THE DIRECT CONVERSIONOF CHEMICAL INTO ELECTRICAL ENERGY
title Battery pack having silicon leakage preventing structure and Electronic device including the same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-09T12%3A35%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=PARK%20JISOO&rft.date=2022-04-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20220043642A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true