Integrated circuit and computer-implemented method for manufacturing the same
According to a technical idea of the present invention, a computer-implemented method for manufacturing an integrated circuit comprises the steps of: arranging reference cells for defining an integrated circuit; pre-routing, as an air-gap layer, at least one net of a timing critical path among timin...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng ; kor |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
Zusammenfassung: | According to a technical idea of the present invention, a computer-implemented method for manufacturing an integrated circuit comprises the steps of: arranging reference cells for defining an integrated circuit; pre-routing, as an air-gap layer, at least one net of a timing critical path among timing paths in the arranged reference cells; routing nets of a non-critical path among the timing paths; and manufacturing the integrated circuit based on a layout generated by the pre-routing and the routing. Accordingly, an integrated circuit having improved operation speed of a chip can be manufactured at low costs.
본 개시의 기술적 사상에 따른 집적 회로를 제조하는 컴퓨터 구현 방법은 집적 회로를 정의하는 표준 셀들을 배치하고, 배치된 표준 셀들 내의 타이밍 패쓰들 중 타이밍 크리티컬 패쓰의 적어도 하나의 네트를, 에어갭 레이어로 프리 라우팅하며, 타이밍 패쓰들 중 넌-크리티컬 패쓰의 네트들을 라우팅하고, 프리 라우팅 및 라우팅에 따라 생성된 레이아웃을 기초로 집적 회로를 제조한다. |
---|