Apparatus and method for reducing domain-transition latency in power gating
We propose an apparatus and method for reducing the delay time due to the wake-up and state recovery of a circuit required when switching between power domains. The apparatus includes a power control part for controlling power supply to a domain, and a control part which restores a state of the doma...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng ; kor |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | KIM, HAG YOUNG SHIN, CHI HOON CHA, JAE GEUN |
description | We propose an apparatus and method for reducing the delay time due to the wake-up and state recovery of a circuit required when switching between power domains. The apparatus includes a power control part for controlling power supply to a domain, and a control part which restores a state of the domain by waking-up another domain in advance when one domain is executed, and stops the power supply of the remaining domains except one of the waked-up domains which is be executed next, when the operation of executing domain is stopped. So, the delay time can be reduced.
파워도메인 간 전환이 이루어질 때 필요한 회로의 웨이크업(wake-up) 및 상태 복원으로 인한 지연시간을 줄이기 위한 장치 및 방법을 제시한다. 제시된 장치는 도메인으로의 전원 공급을 제어하는 전원 제어부, 및 하나의 도메인이 수행 중일 때 다른 도메인을 미리 깨워 상태를 복원하고, 수행 중이던 도메인이 동작을 종료하면 깨어있던 도메인 중에서 다음에 수행될 도메인을 제외한 나머지 도메인의 전원 공급을 중단하도록 상기 전원 제어부를 제어하는 제어부를 포함한다. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20160147453A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20160147453A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20160147453A3</originalsourceid><addsrcrecordid>eNqNyrEKwjAQANAsDlL9hwPnQmurzkUqQjdxL0dybQPtXUiuiH-vgx_g9Ja3NV0TAkbUNQGyg4V0EgeDRIjkVut5BCcLes41IievXhhmVGL7Bs8Q5EURRtTv3JnNgHOi_c_MHG7t83rPKUhPKaAlJu27x7Eoz0VZX-pT1VT_rQ9PHzaL</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Apparatus and method for reducing domain-transition latency in power gating</title><source>esp@cenet</source><creator>KIM, HAG YOUNG ; SHIN, CHI HOON ; CHA, JAE GEUN</creator><creatorcontrib>KIM, HAG YOUNG ; SHIN, CHI HOON ; CHA, JAE GEUN</creatorcontrib><description>We propose an apparatus and method for reducing the delay time due to the wake-up and state recovery of a circuit required when switching between power domains. The apparatus includes a power control part for controlling power supply to a domain, and a control part which restores a state of the domain by waking-up another domain in advance when one domain is executed, and stops the power supply of the remaining domains except one of the waked-up domains which is be executed next, when the operation of executing domain is stopped. So, the delay time can be reduced.
파워도메인 간 전환이 이루어질 때 필요한 회로의 웨이크업(wake-up) 및 상태 복원으로 인한 지연시간을 줄이기 위한 장치 및 방법을 제시한다. 제시된 장치는 도메인으로의 전원 공급을 제어하는 전원 제어부, 및 하나의 도메인이 수행 중일 때 다른 도메인을 미리 깨워 상태를 복원하고, 수행 중이던 도메인이 동작을 종료하면 깨어있던 도메인 중에서 다음에 수행될 도메인을 제외한 나머지 도메인의 전원 공급을 중단하도록 상기 전원 제어부를 제어하는 제어부를 포함한다.</description><language>eng ; kor</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20161223&DB=EPODOC&CC=KR&NR=20160147453A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76552</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20161223&DB=EPODOC&CC=KR&NR=20160147453A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KIM, HAG YOUNG</creatorcontrib><creatorcontrib>SHIN, CHI HOON</creatorcontrib><creatorcontrib>CHA, JAE GEUN</creatorcontrib><title>Apparatus and method for reducing domain-transition latency in power gating</title><description>We propose an apparatus and method for reducing the delay time due to the wake-up and state recovery of a circuit required when switching between power domains. The apparatus includes a power control part for controlling power supply to a domain, and a control part which restores a state of the domain by waking-up another domain in advance when one domain is executed, and stops the power supply of the remaining domains except one of the waked-up domains which is be executed next, when the operation of executing domain is stopped. So, the delay time can be reduced.
파워도메인 간 전환이 이루어질 때 필요한 회로의 웨이크업(wake-up) 및 상태 복원으로 인한 지연시간을 줄이기 위한 장치 및 방법을 제시한다. 제시된 장치는 도메인으로의 전원 공급을 제어하는 전원 제어부, 및 하나의 도메인이 수행 중일 때 다른 도메인을 미리 깨워 상태를 복원하고, 수행 중이던 도메인이 동작을 종료하면 깨어있던 도메인 중에서 다음에 수행될 도메인을 제외한 나머지 도메인의 전원 공급을 중단하도록 상기 전원 제어부를 제어하는 제어부를 포함한다.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNyrEKwjAQANAsDlL9hwPnQmurzkUqQjdxL0dybQPtXUiuiH-vgx_g9Ja3NV0TAkbUNQGyg4V0EgeDRIjkVut5BCcLes41IievXhhmVGL7Bs8Q5EURRtTv3JnNgHOi_c_MHG7t83rPKUhPKaAlJu27x7Eoz0VZX-pT1VT_rQ9PHzaL</recordid><startdate>20161223</startdate><enddate>20161223</enddate><creator>KIM, HAG YOUNG</creator><creator>SHIN, CHI HOON</creator><creator>CHA, JAE GEUN</creator><scope>EVB</scope></search><sort><creationdate>20161223</creationdate><title>Apparatus and method for reducing domain-transition latency in power gating</title><author>KIM, HAG YOUNG ; SHIN, CHI HOON ; CHA, JAE GEUN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20160147453A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; kor</language><creationdate>2016</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>KIM, HAG YOUNG</creatorcontrib><creatorcontrib>SHIN, CHI HOON</creatorcontrib><creatorcontrib>CHA, JAE GEUN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KIM, HAG YOUNG</au><au>SHIN, CHI HOON</au><au>CHA, JAE GEUN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Apparatus and method for reducing domain-transition latency in power gating</title><date>2016-12-23</date><risdate>2016</risdate><abstract>We propose an apparatus and method for reducing the delay time due to the wake-up and state recovery of a circuit required when switching between power domains. The apparatus includes a power control part for controlling power supply to a domain, and a control part which restores a state of the domain by waking-up another domain in advance when one domain is executed, and stops the power supply of the remaining domains except one of the waked-up domains which is be executed next, when the operation of executing domain is stopped. So, the delay time can be reduced.
파워도메인 간 전환이 이루어질 때 필요한 회로의 웨이크업(wake-up) 및 상태 복원으로 인한 지연시간을 줄이기 위한 장치 및 방법을 제시한다. 제시된 장치는 도메인으로의 전원 공급을 제어하는 전원 제어부, 및 하나의 도메인이 수행 중일 때 다른 도메인을 미리 깨워 상태를 복원하고, 수행 중이던 도메인이 동작을 종료하면 깨어있던 도메인 중에서 다음에 수행될 도메인을 제외한 나머지 도메인의 전원 공급을 중단하도록 상기 전원 제어부를 제어하는 제어부를 포함한다.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; kor |
recordid | cdi_epo_espacenet_KR20160147453A |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | Apparatus and method for reducing domain-transition latency in power gating |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-14T17%3A32%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KIM,%20HAG%20YOUNG&rft.date=2016-12-23&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20160147453A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |