FABRICATING METHOD OF SEMICONDUCTOR DEVICE
A method for manufacturing a semiconductor device is provided. The method for manufacturing a semiconductor device comprises: forming an interlayer insulating film including a trench on a substrate; forming a first high dielectric constant (high-k) film in the trench; forming a first metal layer on...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng ; kor |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | KIM, WEON HONG WON, SEOK JUN SONG, MOON KYUN |
description | A method for manufacturing a semiconductor device is provided. The method for manufacturing a semiconductor device comprises: forming an interlayer insulating film including a trench on a substrate; forming a first high dielectric constant (high-k) film in the trench; forming a first metal layer on the high dielectric constant film; performing first heat treatment at a first temperature on the first high dielectric constant film and the first metal layer with the first metal layer exposed, to form a second high dielectric constant film by diffusing oxygen included in the first metal layer to the first high dielectric constant film; performing a second heat treatment at a peak temperature higher than the first temperature on the second high dielectric constant film with the first metal layer exposed; and forming a second metal layer on the first metal layer.
반도체 소자의 제조 방법이 제공된다. 상기 반도체 소자의 제조 방법은 기판 상에 트렌치를 포함하는 층간 절연막을 형성하고, 상기 트렌치 내에 제1 고유전율(high-k)막을 형성하고, 상기 고유전율막 상에 제1 금속층을 형성하고, 상기 제1 금속층이 노출된 상태에서, 상기 제1 고유전율막 및 상기 제1 금속층을 제1 온도로 제1 열처리를 하여 상기 제1 금속층에 포함된 산소를 상기 제1 고유전율막에 확산시켜 제2 고유전율막을 형성하고, 상기 제1 금속층이 노출된 상태에서, 상기 제2 고유전율막을, 상기 제1 온도보다 높은 피크(peak) 온도를 가지는 제2 열처리를 하고, 상기 제1 금속층 상에 제2 금속층을 형성하는 것을 포함한다. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20160007115A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20160007115A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20160007115A3</originalsourceid><addsrcrecordid>eNrjZNByc3QK8nR2DPH0c1fwdQ3x8HdR8HdTCHb19XT293MJdQ7xD1JwcQ3zdHblYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXx3kFGBoZmBgYG5oaGpo7GxKkCANZFJVo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>FABRICATING METHOD OF SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>KIM, WEON HONG ; WON, SEOK JUN ; SONG, MOON KYUN</creator><creatorcontrib>KIM, WEON HONG ; WON, SEOK JUN ; SONG, MOON KYUN</creatorcontrib><description>A method for manufacturing a semiconductor device is provided. The method for manufacturing a semiconductor device comprises: forming an interlayer insulating film including a trench on a substrate; forming a first high dielectric constant (high-k) film in the trench; forming a first metal layer on the high dielectric constant film; performing first heat treatment at a first temperature on the first high dielectric constant film and the first metal layer with the first metal layer exposed, to form a second high dielectric constant film by diffusing oxygen included in the first metal layer to the first high dielectric constant film; performing a second heat treatment at a peak temperature higher than the first temperature on the second high dielectric constant film with the first metal layer exposed; and forming a second metal layer on the first metal layer.
반도체 소자의 제조 방법이 제공된다. 상기 반도체 소자의 제조 방법은 기판 상에 트렌치를 포함하는 층간 절연막을 형성하고, 상기 트렌치 내에 제1 고유전율(high-k)막을 형성하고, 상기 고유전율막 상에 제1 금속층을 형성하고, 상기 제1 금속층이 노출된 상태에서, 상기 제1 고유전율막 및 상기 제1 금속층을 제1 온도로 제1 열처리를 하여 상기 제1 금속층에 포함된 산소를 상기 제1 고유전율막에 확산시켜 제2 고유전율막을 형성하고, 상기 제1 금속층이 노출된 상태에서, 상기 제2 고유전율막을, 상기 제1 온도보다 높은 피크(peak) 온도를 가지는 제2 열처리를 하고, 상기 제1 금속층 상에 제2 금속층을 형성하는 것을 포함한다.</description><language>eng ; kor</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160120&DB=EPODOC&CC=KR&NR=20160007115A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25568,76551</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20160120&DB=EPODOC&CC=KR&NR=20160007115A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KIM, WEON HONG</creatorcontrib><creatorcontrib>WON, SEOK JUN</creatorcontrib><creatorcontrib>SONG, MOON KYUN</creatorcontrib><title>FABRICATING METHOD OF SEMICONDUCTOR DEVICE</title><description>A method for manufacturing a semiconductor device is provided. The method for manufacturing a semiconductor device comprises: forming an interlayer insulating film including a trench on a substrate; forming a first high dielectric constant (high-k) film in the trench; forming a first metal layer on the high dielectric constant film; performing first heat treatment at a first temperature on the first high dielectric constant film and the first metal layer with the first metal layer exposed, to form a second high dielectric constant film by diffusing oxygen included in the first metal layer to the first high dielectric constant film; performing a second heat treatment at a peak temperature higher than the first temperature on the second high dielectric constant film with the first metal layer exposed; and forming a second metal layer on the first metal layer.
반도체 소자의 제조 방법이 제공된다. 상기 반도체 소자의 제조 방법은 기판 상에 트렌치를 포함하는 층간 절연막을 형성하고, 상기 트렌치 내에 제1 고유전율(high-k)막을 형성하고, 상기 고유전율막 상에 제1 금속층을 형성하고, 상기 제1 금속층이 노출된 상태에서, 상기 제1 고유전율막 및 상기 제1 금속층을 제1 온도로 제1 열처리를 하여 상기 제1 금속층에 포함된 산소를 상기 제1 고유전율막에 확산시켜 제2 고유전율막을 형성하고, 상기 제1 금속층이 노출된 상태에서, 상기 제2 고유전율막을, 상기 제1 온도보다 높은 피크(peak) 온도를 가지는 제2 열처리를 하고, 상기 제1 금속층 상에 제2 금속층을 형성하는 것을 포함한다.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNByc3QK8nR2DPH0c1fwdQ3x8HdR8HdTCHb19XT293MJdQ7xD1JwcQ3zdHblYWBNS8wpTuWF0twMym6uIc4euqkF-fGpxQWJyal5qSXx3kFGBoZmBgYG5oaGpo7GxKkCANZFJVo</recordid><startdate>20160120</startdate><enddate>20160120</enddate><creator>KIM, WEON HONG</creator><creator>WON, SEOK JUN</creator><creator>SONG, MOON KYUN</creator><scope>EVB</scope></search><sort><creationdate>20160120</creationdate><title>FABRICATING METHOD OF SEMICONDUCTOR DEVICE</title><author>KIM, WEON HONG ; WON, SEOK JUN ; SONG, MOON KYUN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20160007115A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; kor</language><creationdate>2016</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>KIM, WEON HONG</creatorcontrib><creatorcontrib>WON, SEOK JUN</creatorcontrib><creatorcontrib>SONG, MOON KYUN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KIM, WEON HONG</au><au>WON, SEOK JUN</au><au>SONG, MOON KYUN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>FABRICATING METHOD OF SEMICONDUCTOR DEVICE</title><date>2016-01-20</date><risdate>2016</risdate><abstract>A method for manufacturing a semiconductor device is provided. The method for manufacturing a semiconductor device comprises: forming an interlayer insulating film including a trench on a substrate; forming a first high dielectric constant (high-k) film in the trench; forming a first metal layer on the high dielectric constant film; performing first heat treatment at a first temperature on the first high dielectric constant film and the first metal layer with the first metal layer exposed, to form a second high dielectric constant film by diffusing oxygen included in the first metal layer to the first high dielectric constant film; performing a second heat treatment at a peak temperature higher than the first temperature on the second high dielectric constant film with the first metal layer exposed; and forming a second metal layer on the first metal layer.
반도체 소자의 제조 방법이 제공된다. 상기 반도체 소자의 제조 방법은 기판 상에 트렌치를 포함하는 층간 절연막을 형성하고, 상기 트렌치 내에 제1 고유전율(high-k)막을 형성하고, 상기 고유전율막 상에 제1 금속층을 형성하고, 상기 제1 금속층이 노출된 상태에서, 상기 제1 고유전율막 및 상기 제1 금속층을 제1 온도로 제1 열처리를 하여 상기 제1 금속층에 포함된 산소를 상기 제1 고유전율막에 확산시켜 제2 고유전율막을 형성하고, 상기 제1 금속층이 노출된 상태에서, 상기 제2 고유전율막을, 상기 제1 온도보다 높은 피크(peak) 온도를 가지는 제2 열처리를 하고, 상기 제1 금속층 상에 제2 금속층을 형성하는 것을 포함한다.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; kor |
recordid | cdi_epo_espacenet_KR20160007115A |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | FABRICATING METHOD OF SEMICONDUCTOR DEVICE |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-16T16%3A46%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KIM,%20WEON%20HONG&rft.date=2016-01-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20160007115A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |