DISPLAY SUBSTRATE AND DISPLAY APPARATUS HAVING THE DISPLAY SUBSTRATE
A display substrate includes a pixel electrode which is arranged on a display region, a first pad part which is arranged on a first region of a peripheral region surrounding the display region and mounts a driving circuit, a second pad part which is arranged on a second region facing the first pad p...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Patent |
Sprache: | eng ; kor |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | KWON, JI HYUN MOH, SANG MOON KIM, LUCK HYUN YEON, YEUN MO HONG, HYUN SEOK |
description | A display substrate includes a pixel electrode which is arranged on a display region, a first pad part which is arranged on a first region of a peripheral region surrounding the display region and mounts a driving circuit, a second pad part which is arranged on a second region facing the first pad part and mounts a flexible circuit film to transmit a transmission to the driving circuit, and a connection line part which is vertically arranged in a vertical separation region between the first and second pad parts and connects the first pad part to the second pad part by a vertical line structure. Thereby, the line length of the connection line part is minimized by forming the connection line part with the vertical line structure and the line width is maximized. Thereby, the connection line is designed with low resistance. Also, a signal delay is minimized by designing the second pad part by controlling the number of a second unit pad in consideration of the current amount of the transmission signal. Also, the connection lines to transmit the same signal are designed with equivalent resistance by controlling the number of the second unit pad. Thereby, the signal delay difference of the same signal is reduced.
표시 기판은 표시 영역에 배치된 화소 전극, 상기 표시 영역을 둘러싸는 주변 영역의 제1 영역에 배치되고, 구동 회로가 실장되는 제1 패드부, 상기 제1 패드부와 마주보는 제2 영역에 배치되고, 상기 구동 회로에 전송되는 전송 신호를 전달하는 연성 회로 필름이 실장되는 제2 패드부 및 상기 제1 및 제2 패드부들 사이의 수직 이격 영역 내에 배치되고, 상기 제1 및 제2 패드부를 수직 라인 구조로 연결하는 연결 라인부를 포함한다. 이에 따라서, 연결 라인부를 수직 라인 구조로 형성함으로써 상기 연결 라인부의 라인 길이를 최소로 할 수 있고, 라인 폭을 최대로 할 수 있다. 이에 따라서, 연결 라인을 저 저항으로 설계할 수 있다. 또한, 전송 신호의 전류량을 고려하여 제2 단위 패드의 개수를 조절하여 제2 패드부를 설계함으로써 신호 지연을 최소화할 수 있다. 또한, 상기 제2 단위 패드의 개수를 조절하여 동일한 신호를 전달하는 연결 라인들을 등 저항으로 설계할 수 있다. 이에 따라서, 동일 신호의 신호 지연차를 줄일 수 있다. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20150059549A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20150059549A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20150059549A3</originalsourceid><addsrcrecordid>eNrjZHBx8QwO8HGMVAgOdQoOCXIMcVVw9HNRgIk6BgQ4AgVDgxU8HMM8_dwVQjxcFTC08DCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSSeO8gIwNDUwMDU0tTE0tHY-JUAQApBiz1</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DISPLAY SUBSTRATE AND DISPLAY APPARATUS HAVING THE DISPLAY SUBSTRATE</title><source>esp@cenet</source><creator>KWON, JI HYUN ; MOH, SANG MOON ; KIM, LUCK HYUN ; YEON, YEUN MO ; HONG, HYUN SEOK</creator><creatorcontrib>KWON, JI HYUN ; MOH, SANG MOON ; KIM, LUCK HYUN ; YEON, YEUN MO ; HONG, HYUN SEOK</creatorcontrib><description>A display substrate includes a pixel electrode which is arranged on a display region, a first pad part which is arranged on a first region of a peripheral region surrounding the display region and mounts a driving circuit, a second pad part which is arranged on a second region facing the first pad part and mounts a flexible circuit film to transmit a transmission to the driving circuit, and a connection line part which is vertically arranged in a vertical separation region between the first and second pad parts and connects the first pad part to the second pad part by a vertical line structure. Thereby, the line length of the connection line part is minimized by forming the connection line part with the vertical line structure and the line width is maximized. Thereby, the connection line is designed with low resistance. Also, a signal delay is minimized by designing the second pad part by controlling the number of a second unit pad in consideration of the current amount of the transmission signal. Also, the connection lines to transmit the same signal are designed with equivalent resistance by controlling the number of the second unit pad. Thereby, the signal delay difference of the same signal is reduced.
표시 기판은 표시 영역에 배치된 화소 전극, 상기 표시 영역을 둘러싸는 주변 영역의 제1 영역에 배치되고, 구동 회로가 실장되는 제1 패드부, 상기 제1 패드부와 마주보는 제2 영역에 배치되고, 상기 구동 회로에 전송되는 전송 신호를 전달하는 연성 회로 필름이 실장되는 제2 패드부 및 상기 제1 및 제2 패드부들 사이의 수직 이격 영역 내에 배치되고, 상기 제1 및 제2 패드부를 수직 라인 구조로 연결하는 연결 라인부를 포함한다. 이에 따라서, 연결 라인부를 수직 라인 구조로 형성함으로써 상기 연결 라인부의 라인 길이를 최소로 할 수 있고, 라인 폭을 최대로 할 수 있다. 이에 따라서, 연결 라인을 저 저항으로 설계할 수 있다. 또한, 전송 신호의 전류량을 고려하여 제2 단위 패드의 개수를 조절하여 제2 패드부를 설계함으로써 신호 지연을 최소화할 수 있다. 또한, 상기 제2 단위 패드의 개수를 조절하여 동일한 신호를 전달하는 연결 라인들을 등 저항으로 설계할 수 있다. 이에 따라서, 동일 신호의 신호 지연차를 줄일 수 있다.</description><language>eng ; kor</language><subject>ADVERTISING ; ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION ; BASIC ELECTRIC ELEMENTS ; CRYPTOGRAPHY ; DEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH ISMODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THEDEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY,COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g.SWITCHING, GATING, MODULATING OR DEMODULATING ; DISPLAY ; DISPLAYING ; EDUCATION ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; FREQUENCY-CHANGING ; LABELS OR NAME-PLATES ; NON-LINEAR OPTICS ; OPTICAL ANALOGUE/DIGITAL CONVERTERS ; OPTICAL LOGIC ELEMENTS ; OPTICS ; PHYSICS ; SEALS ; SEMICONDUCTOR DEVICES ; SIGNS ; TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF</subject><creationdate>2015</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150601&DB=EPODOC&CC=KR&NR=20150059549A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20150601&DB=EPODOC&CC=KR&NR=20150059549A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KWON, JI HYUN</creatorcontrib><creatorcontrib>MOH, SANG MOON</creatorcontrib><creatorcontrib>KIM, LUCK HYUN</creatorcontrib><creatorcontrib>YEON, YEUN MO</creatorcontrib><creatorcontrib>HONG, HYUN SEOK</creatorcontrib><title>DISPLAY SUBSTRATE AND DISPLAY APPARATUS HAVING THE DISPLAY SUBSTRATE</title><description>A display substrate includes a pixel electrode which is arranged on a display region, a first pad part which is arranged on a first region of a peripheral region surrounding the display region and mounts a driving circuit, a second pad part which is arranged on a second region facing the first pad part and mounts a flexible circuit film to transmit a transmission to the driving circuit, and a connection line part which is vertically arranged in a vertical separation region between the first and second pad parts and connects the first pad part to the second pad part by a vertical line structure. Thereby, the line length of the connection line part is minimized by forming the connection line part with the vertical line structure and the line width is maximized. Thereby, the connection line is designed with low resistance. Also, a signal delay is minimized by designing the second pad part by controlling the number of a second unit pad in consideration of the current amount of the transmission signal. Also, the connection lines to transmit the same signal are designed with equivalent resistance by controlling the number of the second unit pad. Thereby, the signal delay difference of the same signal is reduced.
표시 기판은 표시 영역에 배치된 화소 전극, 상기 표시 영역을 둘러싸는 주변 영역의 제1 영역에 배치되고, 구동 회로가 실장되는 제1 패드부, 상기 제1 패드부와 마주보는 제2 영역에 배치되고, 상기 구동 회로에 전송되는 전송 신호를 전달하는 연성 회로 필름이 실장되는 제2 패드부 및 상기 제1 및 제2 패드부들 사이의 수직 이격 영역 내에 배치되고, 상기 제1 및 제2 패드부를 수직 라인 구조로 연결하는 연결 라인부를 포함한다. 이에 따라서, 연결 라인부를 수직 라인 구조로 형성함으로써 상기 연결 라인부의 라인 길이를 최소로 할 수 있고, 라인 폭을 최대로 할 수 있다. 이에 따라서, 연결 라인을 저 저항으로 설계할 수 있다. 또한, 전송 신호의 전류량을 고려하여 제2 단위 패드의 개수를 조절하여 제2 패드부를 설계함으로써 신호 지연을 최소화할 수 있다. 또한, 상기 제2 단위 패드의 개수를 조절하여 동일한 신호를 전달하는 연결 라인들을 등 저항으로 설계할 수 있다. 이에 따라서, 동일 신호의 신호 지연차를 줄일 수 있다.</description><subject>ADVERTISING</subject><subject>ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION</subject><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CRYPTOGRAPHY</subject><subject>DEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH ISMODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THEDEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY,COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g.SWITCHING, GATING, MODULATING OR DEMODULATING</subject><subject>DISPLAY</subject><subject>DISPLAYING</subject><subject>EDUCATION</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>FREQUENCY-CHANGING</subject><subject>LABELS OR NAME-PLATES</subject><subject>NON-LINEAR OPTICS</subject><subject>OPTICAL ANALOGUE/DIGITAL CONVERTERS</subject><subject>OPTICAL LOGIC ELEMENTS</subject><subject>OPTICS</subject><subject>PHYSICS</subject><subject>SEALS</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>SIGNS</subject><subject>TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2015</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHBx8QwO8HGMVAgOdQoOCXIMcVVw9HNRgIk6BgQ4AgVDgxU8HMM8_dwVQjxcFTC08DCwpiXmFKfyQmluBmU31xBnD93Ugvz41OKCxOTUvNSSeO8gIwNDUwMDU0tTE0tHY-JUAQApBiz1</recordid><startdate>20150601</startdate><enddate>20150601</enddate><creator>KWON, JI HYUN</creator><creator>MOH, SANG MOON</creator><creator>KIM, LUCK HYUN</creator><creator>YEON, YEUN MO</creator><creator>HONG, HYUN SEOK</creator><scope>EVB</scope></search><sort><creationdate>20150601</creationdate><title>DISPLAY SUBSTRATE AND DISPLAY APPARATUS HAVING THE DISPLAY SUBSTRATE</title><author>KWON, JI HYUN ; MOH, SANG MOON ; KIM, LUCK HYUN ; YEON, YEUN MO ; HONG, HYUN SEOK</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20150059549A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; kor</language><creationdate>2015</creationdate><topic>ADVERTISING</topic><topic>ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION</topic><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CRYPTOGRAPHY</topic><topic>DEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH ISMODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THEDEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY,COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g.SWITCHING, GATING, MODULATING OR DEMODULATING</topic><topic>DISPLAY</topic><topic>DISPLAYING</topic><topic>EDUCATION</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>FREQUENCY-CHANGING</topic><topic>LABELS OR NAME-PLATES</topic><topic>NON-LINEAR OPTICS</topic><topic>OPTICAL ANALOGUE/DIGITAL CONVERTERS</topic><topic>OPTICAL LOGIC ELEMENTS</topic><topic>OPTICS</topic><topic>PHYSICS</topic><topic>SEALS</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>SIGNS</topic><topic>TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF</topic><toplevel>online_resources</toplevel><creatorcontrib>KWON, JI HYUN</creatorcontrib><creatorcontrib>MOH, SANG MOON</creatorcontrib><creatorcontrib>KIM, LUCK HYUN</creatorcontrib><creatorcontrib>YEON, YEUN MO</creatorcontrib><creatorcontrib>HONG, HYUN SEOK</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KWON, JI HYUN</au><au>MOH, SANG MOON</au><au>KIM, LUCK HYUN</au><au>YEON, YEUN MO</au><au>HONG, HYUN SEOK</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DISPLAY SUBSTRATE AND DISPLAY APPARATUS HAVING THE DISPLAY SUBSTRATE</title><date>2015-06-01</date><risdate>2015</risdate><abstract>A display substrate includes a pixel electrode which is arranged on a display region, a first pad part which is arranged on a first region of a peripheral region surrounding the display region and mounts a driving circuit, a second pad part which is arranged on a second region facing the first pad part and mounts a flexible circuit film to transmit a transmission to the driving circuit, and a connection line part which is vertically arranged in a vertical separation region between the first and second pad parts and connects the first pad part to the second pad part by a vertical line structure. Thereby, the line length of the connection line part is minimized by forming the connection line part with the vertical line structure and the line width is maximized. Thereby, the connection line is designed with low resistance. Also, a signal delay is minimized by designing the second pad part by controlling the number of a second unit pad in consideration of the current amount of the transmission signal. Also, the connection lines to transmit the same signal are designed with equivalent resistance by controlling the number of the second unit pad. Thereby, the signal delay difference of the same signal is reduced.
표시 기판은 표시 영역에 배치된 화소 전극, 상기 표시 영역을 둘러싸는 주변 영역의 제1 영역에 배치되고, 구동 회로가 실장되는 제1 패드부, 상기 제1 패드부와 마주보는 제2 영역에 배치되고, 상기 구동 회로에 전송되는 전송 신호를 전달하는 연성 회로 필름이 실장되는 제2 패드부 및 상기 제1 및 제2 패드부들 사이의 수직 이격 영역 내에 배치되고, 상기 제1 및 제2 패드부를 수직 라인 구조로 연결하는 연결 라인부를 포함한다. 이에 따라서, 연결 라인부를 수직 라인 구조로 형성함으로써 상기 연결 라인부의 라인 길이를 최소로 할 수 있고, 라인 폭을 최대로 할 수 있다. 이에 따라서, 연결 라인을 저 저항으로 설계할 수 있다. 또한, 전송 신호의 전류량을 고려하여 제2 단위 패드의 개수를 조절하여 제2 패드부를 설계함으로써 신호 지연을 최소화할 수 있다. 또한, 상기 제2 단위 패드의 개수를 조절하여 동일한 신호를 전달하는 연결 라인들을 등 저항으로 설계할 수 있다. 이에 따라서, 동일 신호의 신호 지연차를 줄일 수 있다.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; kor |
recordid | cdi_epo_espacenet_KR20150059549A |
source | esp@cenet |
subjects | ADVERTISING ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICESUSING STATIC MEANS TO PRESENT VARIABLE INFORMATION BASIC ELECTRIC ELEMENTS CRYPTOGRAPHY DEVICES OR ARRANGEMENTS, THE OPTICAL OPERATION OF WHICH ISMODIFIED BY CHANGING THE OPTICAL PROPERTIES OF THE MEDIUM OF THEDEVICES OR ARRANGEMENTS FOR THE CONTROL OF THE INTENSITY,COLOUR, PHASE, POLARISATION OR DIRECTION OF LIGHT, e.g.SWITCHING, GATING, MODULATING OR DEMODULATING DISPLAY DISPLAYING EDUCATION ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY FREQUENCY-CHANGING LABELS OR NAME-PLATES NON-LINEAR OPTICS OPTICAL ANALOGUE/DIGITAL CONVERTERS OPTICAL LOGIC ELEMENTS OPTICS PHYSICS SEALS SEMICONDUCTOR DEVICES SIGNS TECHNIQUES OR PROCEDURES FOR THE OPERATION THEREOF |
title | DISPLAY SUBSTRATE AND DISPLAY APPARATUS HAVING THE DISPLAY SUBSTRATE |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T00%3A27%3A18IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KWON,%20JI%20HYUN&rft.date=2015-06-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20150059549A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |