INTEGER REPRESENTATION OF RELATIVE TIMING BETWEEN DESIRED OUTPUT SAMPLES AND CORRESPONDING INPUT SAMPLES

INTEGER REPRESENTATION OF RELATIVE TIMING BETWEEN DESIRED OUTPUT SAMPLES AND CORRESPONDING INPUT SAMPLES

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHOY EDDIE L. T, WANG SONG, GUPTA SAMIR KUMAR
Format: Patent
Sprache:eng ; kor
Schlagworte:
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS
RESONATORS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHOY EDDIE L. T
WANG SONG
GUPTA SAMIR KUMAR
description
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20110056552A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20110056552A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20110056552A3</originalsourceid><addsrcrecordid>eNqNjDELwjAUhLs4iPofHjgLaSXusXmtwfYlJK86liIRB9FC_f8YwcHR6Y777m6e3Qwx1ujBo_MYkFixsQS2SkmT_AmBTWuohj3yGZFAYzAeNdiOXccQVOsaDKBIQ2l9OnGW9Gdg6Icvs9l1uE9x9dVFtq6Qy8Mmjs8-TuNwiY_46o--EHkuhNxJWajtf603RsA3AA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INTEGER REPRESENTATION OF RELATIVE TIMING BETWEEN DESIRED OUTPUT SAMPLES AND CORRESPONDING INPUT SAMPLES</title><source>esp@cenet</source><creator>CHOY EDDIE L. T ; WANG SONG ; GUPTA SAMIR KUMAR</creator><creatorcontrib>CHOY EDDIE L. T ; WANG SONG ; GUPTA SAMIR KUMAR</creatorcontrib><language>eng ; kor</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS ; RESONATORS</subject><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20110530&amp;DB=EPODOC&amp;CC=KR&amp;NR=20110056552A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20110530&amp;DB=EPODOC&amp;CC=KR&amp;NR=20110056552A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHOY EDDIE L. T</creatorcontrib><creatorcontrib>WANG SONG</creatorcontrib><creatorcontrib>GUPTA SAMIR KUMAR</creatorcontrib><title>INTEGER REPRESENTATION OF RELATIVE TIMING BETWEEN DESIRED OUTPUT SAMPLES AND CORRESPONDING INPUT SAMPLES</title><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS</subject><subject>RESONATORS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjDELwjAUhLs4iPofHjgLaSXusXmtwfYlJK86liIRB9FC_f8YwcHR6Y777m6e3Qwx1ujBo_MYkFixsQS2SkmT_AmBTWuohj3yGZFAYzAeNdiOXccQVOsaDKBIQ2l9OnGW9Gdg6Icvs9l1uE9x9dVFtq6Qy8Mmjs8-TuNwiY_46o--EHkuhNxJWajtf603RsA3AA</recordid><startdate>20110530</startdate><enddate>20110530</enddate><creator>CHOY EDDIE L. T</creator><creator>WANG SONG</creator><creator>GUPTA SAMIR KUMAR</creator><scope>EVB</scope></search><sort><creationdate>20110530</creationdate><title>INTEGER REPRESENTATION OF RELATIVE TIMING BETWEEN DESIRED OUTPUT SAMPLES AND CORRESPONDING INPUT SAMPLES</title><author>CHOY EDDIE L. T ; WANG SONG ; GUPTA SAMIR KUMAR</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20110056552A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; kor</language><creationdate>2011</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS</topic><topic>RESONATORS</topic><toplevel>online_resources</toplevel><creatorcontrib>CHOY EDDIE L. T</creatorcontrib><creatorcontrib>WANG SONG</creatorcontrib><creatorcontrib>GUPTA SAMIR KUMAR</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHOY EDDIE L. T</au><au>WANG SONG</au><au>GUPTA SAMIR KUMAR</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INTEGER REPRESENTATION OF RELATIVE TIMING BETWEEN DESIRED OUTPUT SAMPLES AND CORRESPONDING INPUT SAMPLES</title><date>2011-05-30</date><risdate>2011</risdate><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; kor
recordid cdi_epo_espacenet_KR20110056552A
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS
RESONATORS
title INTEGER REPRESENTATION OF RELATIVE TIMING BETWEEN DESIRED OUTPUT SAMPLES AND CORRESPONDING INPUT SAMPLES
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-21T12%3A34%3A54IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHOY%20EDDIE%20L.%20T&rft.date=2011-05-30&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20110056552A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true