METHOD AND APPARATUS FOR STABILIZING OUTPUT OF PROGRAMMABLE LOGIC CONTROLLER IN POWER TRANSITION AND MALFUNCTION OF CPU
PURPOSE: A method and a device for stabilizing the output of a PLC(Programmable Logic Controller) in the power transition and malfunction of PLC are provided to secure stabilization and soundness of a nuclear safe system by supplying a fail safe function of a digital/analog output by operating a PLC...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng ; kor |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | NO, YOUNG HUN LEE, YOUN SANG KIM, JUNG HUN YOO, KWAN WOO |
description | PURPOSE: A method and a device for stabilizing the output of a PLC(Programmable Logic Controller) in the power transition and malfunction of PLC are provided to secure stabilization and soundness of a nuclear safe system by supplying a fail safe function of a digital/analog output by operating a PLC according to the definition after defining the status of the PLC. CONSTITUTION: A hot swap device(200) increases the power output of a PLC according to the power increase of the PLC if a circuit board is mounted on a safe class PLC. A hardware reset unit(210) generates a hardware reset if the power output of the hot swap device is increased according to the power increase of the PLC. A CPU initializing unit(220) initializes a CPU and resets software. A power fail sensor senses the off of the safe class PLC. A power fail processor(240) inactivates the digital/analog output of the safe class PLC and stores final data operated by the CPU of the safe class PLC in a preset memory. The power fail processor turns off the hardware of the PLC after stopping the operation of the PLC. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20100111096A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20100111096A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20100111096A3</originalsourceid><addsrcrecordid>eNqNjMEKwjAQRHvxIOo_LHgWEgXB4zYmbTDNhnSD4KUUiSfRQgV_3yJ-gIdh5sHw5sW70VzTEdBPCQEjcmrBUISWsbTOXqyvgBKHxEAGQqQqYtNg6TQ4qqwCRZ4jOacjWA-BztPgiL61bMl_zQ06k7z68iRRIS2L2a2_j3n160WxNppVvcnDs8vj0F_zI7-6U9wKKYSUUhz2uPvv9QFsyjrA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD AND APPARATUS FOR STABILIZING OUTPUT OF PROGRAMMABLE LOGIC CONTROLLER IN POWER TRANSITION AND MALFUNCTION OF CPU</title><source>esp@cenet</source><creator>NO, YOUNG HUN ; LEE, YOUN SANG ; KIM, JUNG HUN ; YOO, KWAN WOO</creator><creatorcontrib>NO, YOUNG HUN ; LEE, YOUN SANG ; KIM, JUNG HUN ; YOO, KWAN WOO</creatorcontrib><description>PURPOSE: A method and a device for stabilizing the output of a PLC(Programmable Logic Controller) in the power transition and malfunction of PLC are provided to secure stabilization and soundness of a nuclear safe system by supplying a fail safe function of a digital/analog output by operating a PLC according to the definition after defining the status of the PLC. CONSTITUTION: A hot swap device(200) increases the power output of a PLC according to the power increase of the PLC if a circuit board is mounted on a safe class PLC. A hardware reset unit(210) generates a hardware reset if the power output of the hot swap device is increased according to the power increase of the PLC. A CPU initializing unit(220) initializes a CPU and resets software. A power fail sensor senses the off of the safe class PLC. A power fail processor(240) inactivates the digital/analog output of the safe class PLC and stores final data operated by the CPU of the safe class PLC in a preset memory. The power fail processor turns off the hardware of the PLC after stopping the operation of the PLC.</description><language>eng ; kor</language><subject>NUCLEAR ENGINEERING ; NUCLEAR PHYSICS ; NUCLEAR REACTORS ; PHYSICS</subject><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20101014&DB=EPODOC&CC=KR&NR=20100111096A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20101014&DB=EPODOC&CC=KR&NR=20100111096A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NO, YOUNG HUN</creatorcontrib><creatorcontrib>LEE, YOUN SANG</creatorcontrib><creatorcontrib>KIM, JUNG HUN</creatorcontrib><creatorcontrib>YOO, KWAN WOO</creatorcontrib><title>METHOD AND APPARATUS FOR STABILIZING OUTPUT OF PROGRAMMABLE LOGIC CONTROLLER IN POWER TRANSITION AND MALFUNCTION OF CPU</title><description>PURPOSE: A method and a device for stabilizing the output of a PLC(Programmable Logic Controller) in the power transition and malfunction of PLC are provided to secure stabilization and soundness of a nuclear safe system by supplying a fail safe function of a digital/analog output by operating a PLC according to the definition after defining the status of the PLC. CONSTITUTION: A hot swap device(200) increases the power output of a PLC according to the power increase of the PLC if a circuit board is mounted on a safe class PLC. A hardware reset unit(210) generates a hardware reset if the power output of the hot swap device is increased according to the power increase of the PLC. A CPU initializing unit(220) initializes a CPU and resets software. A power fail sensor senses the off of the safe class PLC. A power fail processor(240) inactivates the digital/analog output of the safe class PLC and stores final data operated by the CPU of the safe class PLC in a preset memory. The power fail processor turns off the hardware of the PLC after stopping the operation of the PLC.</description><subject>NUCLEAR ENGINEERING</subject><subject>NUCLEAR PHYSICS</subject><subject>NUCLEAR REACTORS</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjMEKwjAQRHvxIOo_LHgWEgXB4zYmbTDNhnSD4KUUiSfRQgV_3yJ-gIdh5sHw5sW70VzTEdBPCQEjcmrBUISWsbTOXqyvgBKHxEAGQqQqYtNg6TQ4qqwCRZ4jOacjWA-BztPgiL61bMl_zQ06k7z68iRRIS2L2a2_j3n160WxNppVvcnDs8vj0F_zI7-6U9wKKYSUUhz2uPvv9QFsyjrA</recordid><startdate>20101014</startdate><enddate>20101014</enddate><creator>NO, YOUNG HUN</creator><creator>LEE, YOUN SANG</creator><creator>KIM, JUNG HUN</creator><creator>YOO, KWAN WOO</creator><scope>EVB</scope></search><sort><creationdate>20101014</creationdate><title>METHOD AND APPARATUS FOR STABILIZING OUTPUT OF PROGRAMMABLE LOGIC CONTROLLER IN POWER TRANSITION AND MALFUNCTION OF CPU</title><author>NO, YOUNG HUN ; LEE, YOUN SANG ; KIM, JUNG HUN ; YOO, KWAN WOO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20100111096A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; kor</language><creationdate>2010</creationdate><topic>NUCLEAR ENGINEERING</topic><topic>NUCLEAR PHYSICS</topic><topic>NUCLEAR REACTORS</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>NO, YOUNG HUN</creatorcontrib><creatorcontrib>LEE, YOUN SANG</creatorcontrib><creatorcontrib>KIM, JUNG HUN</creatorcontrib><creatorcontrib>YOO, KWAN WOO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NO, YOUNG HUN</au><au>LEE, YOUN SANG</au><au>KIM, JUNG HUN</au><au>YOO, KWAN WOO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD AND APPARATUS FOR STABILIZING OUTPUT OF PROGRAMMABLE LOGIC CONTROLLER IN POWER TRANSITION AND MALFUNCTION OF CPU</title><date>2010-10-14</date><risdate>2010</risdate><abstract>PURPOSE: A method and a device for stabilizing the output of a PLC(Programmable Logic Controller) in the power transition and malfunction of PLC are provided to secure stabilization and soundness of a nuclear safe system by supplying a fail safe function of a digital/analog output by operating a PLC according to the definition after defining the status of the PLC. CONSTITUTION: A hot swap device(200) increases the power output of a PLC according to the power increase of the PLC if a circuit board is mounted on a safe class PLC. A hardware reset unit(210) generates a hardware reset if the power output of the hot swap device is increased according to the power increase of the PLC. A CPU initializing unit(220) initializes a CPU and resets software. A power fail sensor senses the off of the safe class PLC. A power fail processor(240) inactivates the digital/analog output of the safe class PLC and stores final data operated by the CPU of the safe class PLC in a preset memory. The power fail processor turns off the hardware of the PLC after stopping the operation of the PLC.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; kor |
recordid | cdi_epo_espacenet_KR20100111096A |
source | esp@cenet |
subjects | NUCLEAR ENGINEERING NUCLEAR PHYSICS NUCLEAR REACTORS PHYSICS |
title | METHOD AND APPARATUS FOR STABILIZING OUTPUT OF PROGRAMMABLE LOGIC CONTROLLER IN POWER TRANSITION AND MALFUNCTION OF CPU |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T00%3A59%3A17IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NO,%20YOUNG%20HUN&rft.date=2010-10-14&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20100111096A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |