SOLID STATE STORAGE SYSTEM CAPABLE OF PARALLEL PROCESSING
A semiconductor storage system in which the parallel processing is possible is provided to operate a plurality of memory chips at the same time in response to a read or write command by sharing command buses and address buses of the memory chips. A multi-driving part(300) comprises a memory area(350...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | YI, DAE HEE MOON, YANG GI |
| description | A semiconductor storage system in which the parallel processing is possible is provided to operate a plurality of memory chips at the same time in response to a read or write command by sharing command buses and address buses of the memory chips. A multi-driving part(300) comprises a memory area(350) and a write controller(360) to drive the first to fourth memory chips(351-354) at the same time according to an external command signal by the memory area which shares a control command signal and an address signal. The memory area comprises the first to fourth memory chips. Each memory chip comprises a page or sector which is the writing unit. The write controller provides the first to fourth write control signals in response to the address signal, a write signal, an individual selection signal and a sector count. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20090097551A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20090097551A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20090097551A3</originalsourceid><addsrcrecordid>eNrjZLAM9vfxdFEIDnEMcQWS_kGO7kA6MjjE1VfB2THA0cnHVcHfTSHAMcjRx8fVRyEgyN_ZNTjY08-dh4E1LTGnOJUXSnMzKLu5hjh76KYW5MenFhckJqfmpZbEewcZGRhYApG5qamhozFxqgAukiml</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>SOLID STATE STORAGE SYSTEM CAPABLE OF PARALLEL PROCESSING</title><source>esp@cenet</source><creator>YI, DAE HEE ; MOON, YANG GI</creator><creatorcontrib>YI, DAE HEE ; MOON, YANG GI</creatorcontrib><description>A semiconductor storage system in which the parallel processing is possible is provided to operate a plurality of memory chips at the same time in response to a read or write command by sharing command buses and address buses of the memory chips. A multi-driving part(300) comprises a memory area(350) and a write controller(360) to drive the first to fourth memory chips(351-354) at the same time according to an external command signal by the memory area which shares a control command signal and an address signal. The memory area comprises the first to fourth memory chips. Each memory chip comprises a page or sector which is the writing unit. The write controller provides the first to fourth write control signals in response to the address signal, a write signal, an individual selection signal and a sector count.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090916&DB=EPODOC&CC=KR&NR=20090097551A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090916&DB=EPODOC&CC=KR&NR=20090097551A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>YI, DAE HEE</creatorcontrib><creatorcontrib>MOON, YANG GI</creatorcontrib><title>SOLID STATE STORAGE SYSTEM CAPABLE OF PARALLEL PROCESSING</title><description>A semiconductor storage system in which the parallel processing is possible is provided to operate a plurality of memory chips at the same time in response to a read or write command by sharing command buses and address buses of the memory chips. A multi-driving part(300) comprises a memory area(350) and a write controller(360) to drive the first to fourth memory chips(351-354) at the same time according to an external command signal by the memory area which shares a control command signal and an address signal. The memory area comprises the first to fourth memory chips. Each memory chip comprises a page or sector which is the writing unit. The write controller provides the first to fourth write control signals in response to the address signal, a write signal, an individual selection signal and a sector count.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLAM9vfxdFEIDnEMcQWS_kGO7kA6MjjE1VfB2THA0cnHVcHfTSHAMcjRx8fVRyEgyN_ZNTjY08-dh4E1LTGnOJUXSnMzKLu5hjh76KYW5MenFhckJqfmpZbEewcZGRhYApG5qamhozFxqgAukiml</recordid><startdate>20090916</startdate><enddate>20090916</enddate><creator>YI, DAE HEE</creator><creator>MOON, YANG GI</creator><scope>EVB</scope></search><sort><creationdate>20090916</creationdate><title>SOLID STATE STORAGE SYSTEM CAPABLE OF PARALLEL PROCESSING</title><author>YI, DAE HEE ; MOON, YANG GI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20090097551A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>YI, DAE HEE</creatorcontrib><creatorcontrib>MOON, YANG GI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>YI, DAE HEE</au><au>MOON, YANG GI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>SOLID STATE STORAGE SYSTEM CAPABLE OF PARALLEL PROCESSING</title><date>2009-09-16</date><risdate>2009</risdate><abstract>A semiconductor storage system in which the parallel processing is possible is provided to operate a plurality of memory chips at the same time in response to a read or write command by sharing command buses and address buses of the memory chips. A multi-driving part(300) comprises a memory area(350) and a write controller(360) to drive the first to fourth memory chips(351-354) at the same time according to an external command signal by the memory area which shares a control command signal and an address signal. The memory area comprises the first to fourth memory chips. Each memory chip comprises a page or sector which is the writing unit. The write controller provides the first to fourth write control signals in response to the address signal, a write signal, an individual selection signal and a sector count.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_KR20090097551A |
| source | esp@cenet |
| subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING INFORMATION STORAGE PHYSICS STATIC STORES |
| title | SOLID STATE STORAGE SYSTEM CAPABLE OF PARALLEL PROCESSING |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-22T07%3A45%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=YI,%20DAE%20HEE&rft.date=2009-09-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20090097551A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |