METHOD TO REMOVE CIRCUIT PATTERNS FROM A WAFER

A method holds a wafer 206 that contains patterned structures using a particle blasting tool 200. Next, the method directs particles at the patterned structures, such that the particles contact the patterned structures with a predetermined velocity and remove the patterned structures. This process o...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: DOMINA DAVID, KRYWANCZYK TIMOTHY, CODDING STEVEN R, HARDY JAMES L
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator DOMINA DAVID
KRYWANCZYK TIMOTHY
CODDING STEVEN R
HARDY JAMES L
description A method holds a wafer 206 that contains patterned structures using a particle blasting tool 200. Next, the method directs particles at the patterned structures, such that the particles contact the patterned structures with a predetermined velocity and remove the patterned structures. This process of directing the particles at wafer 206 is controlled to stop directing the particles when substantially all of the patterned structures are removed from the wafer 206. This process also comprises selecting the particles to have a size equal to or less than 3 microns. For example, the particles can comprise aluminum oxide, silicon oxide, cerium, and/or a plastic. By maintaining the particle size equal to 3 microns or less, the blasting produces a substantially smooth wafer 206 surface, thereby omitting the need for subsequent wafer polishing. Further, the wafers 206 produced by such processing do not exhibit the highly stress lattice and fragile nature of wafers processed by wet processing. ® KIPO & WIPO 2009
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20090085647A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20090085647A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20090085647A3</originalsourceid><addsrcrecordid>eNrjZNDzdQ3x8HdRCPFXCHL19Q9zVXD2DHIO9QxRCHAMCXEN8gtWcAvy91VwVAh3dHMN4mFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8d5BRgYGlgYGFqZmJuaOxsSpAgBrDCaD</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD TO REMOVE CIRCUIT PATTERNS FROM A WAFER</title><source>esp@cenet</source><creator>DOMINA DAVID ; KRYWANCZYK TIMOTHY ; CODDING STEVEN R ; HARDY JAMES L</creator><creatorcontrib>DOMINA DAVID ; KRYWANCZYK TIMOTHY ; CODDING STEVEN R ; HARDY JAMES L</creatorcontrib><description>A method holds a wafer 206 that contains patterned structures using a particle blasting tool 200. Next, the method directs particles at the patterned structures, such that the particles contact the patterned structures with a predetermined velocity and remove the patterned structures. This process of directing the particles at wafer 206 is controlled to stop directing the particles when substantially all of the patterned structures are removed from the wafer 206. This process also comprises selecting the particles to have a size equal to or less than 3 microns. For example, the particles can comprise aluminum oxide, silicon oxide, cerium, and/or a plastic. By maintaining the particle size equal to 3 microns or less, the blasting produces a substantially smooth wafer 206 surface, thereby omitting the need for subsequent wafer polishing. Further, the wafers 206 produced by such processing do not exhibit the highly stress lattice and fragile nature of wafers processed by wet processing. ® KIPO &amp; WIPO 2009</description><language>eng</language><subject>ABRASIVE OR RELATED BLASTING WITH PARTICULATE MATERIAL ; BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; GRINDING ; PERFORMING OPERATIONS ; POLISHING ; SEMICONDUCTOR DEVICES ; TRANSPORTING</subject><creationdate>2009</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20090807&amp;DB=EPODOC&amp;CC=KR&amp;NR=20090085647A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25566,76549</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20090807&amp;DB=EPODOC&amp;CC=KR&amp;NR=20090085647A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>DOMINA DAVID</creatorcontrib><creatorcontrib>KRYWANCZYK TIMOTHY</creatorcontrib><creatorcontrib>CODDING STEVEN R</creatorcontrib><creatorcontrib>HARDY JAMES L</creatorcontrib><title>METHOD TO REMOVE CIRCUIT PATTERNS FROM A WAFER</title><description>A method holds a wafer 206 that contains patterned structures using a particle blasting tool 200. Next, the method directs particles at the patterned structures, such that the particles contact the patterned structures with a predetermined velocity and remove the patterned structures. This process of directing the particles at wafer 206 is controlled to stop directing the particles when substantially all of the patterned structures are removed from the wafer 206. This process also comprises selecting the particles to have a size equal to or less than 3 microns. For example, the particles can comprise aluminum oxide, silicon oxide, cerium, and/or a plastic. By maintaining the particle size equal to 3 microns or less, the blasting produces a substantially smooth wafer 206 surface, thereby omitting the need for subsequent wafer polishing. Further, the wafers 206 produced by such processing do not exhibit the highly stress lattice and fragile nature of wafers processed by wet processing. ® KIPO &amp; WIPO 2009</description><subject>ABRASIVE OR RELATED BLASTING WITH PARTICULATE MATERIAL</subject><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>GRINDING</subject><subject>PERFORMING OPERATIONS</subject><subject>POLISHING</subject><subject>SEMICONDUCTOR DEVICES</subject><subject>TRANSPORTING</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2009</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNDzdQ3x8HdRCPFXCHL19Q9zVXD2DHIO9QxRCHAMCXEN8gtWcAvy91VwVAh3dHMN4mFgTUvMKU7lhdLcDMpuriHOHrqpBfnxqcUFicmpeakl8d5BRgYGlgYGFqZmJuaOxsSpAgBrDCaD</recordid><startdate>20090807</startdate><enddate>20090807</enddate><creator>DOMINA DAVID</creator><creator>KRYWANCZYK TIMOTHY</creator><creator>CODDING STEVEN R</creator><creator>HARDY JAMES L</creator><scope>EVB</scope></search><sort><creationdate>20090807</creationdate><title>METHOD TO REMOVE CIRCUIT PATTERNS FROM A WAFER</title><author>DOMINA DAVID ; KRYWANCZYK TIMOTHY ; CODDING STEVEN R ; HARDY JAMES L</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20090085647A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2009</creationdate><topic>ABRASIVE OR RELATED BLASTING WITH PARTICULATE MATERIAL</topic><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>GRINDING</topic><topic>PERFORMING OPERATIONS</topic><topic>POLISHING</topic><topic>SEMICONDUCTOR DEVICES</topic><topic>TRANSPORTING</topic><toplevel>online_resources</toplevel><creatorcontrib>DOMINA DAVID</creatorcontrib><creatorcontrib>KRYWANCZYK TIMOTHY</creatorcontrib><creatorcontrib>CODDING STEVEN R</creatorcontrib><creatorcontrib>HARDY JAMES L</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>DOMINA DAVID</au><au>KRYWANCZYK TIMOTHY</au><au>CODDING STEVEN R</au><au>HARDY JAMES L</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD TO REMOVE CIRCUIT PATTERNS FROM A WAFER</title><date>2009-08-07</date><risdate>2009</risdate><abstract>A method holds a wafer 206 that contains patterned structures using a particle blasting tool 200. Next, the method directs particles at the patterned structures, such that the particles contact the patterned structures with a predetermined velocity and remove the patterned structures. This process of directing the particles at wafer 206 is controlled to stop directing the particles when substantially all of the patterned structures are removed from the wafer 206. This process also comprises selecting the particles to have a size equal to or less than 3 microns. For example, the particles can comprise aluminum oxide, silicon oxide, cerium, and/or a plastic. By maintaining the particle size equal to 3 microns or less, the blasting produces a substantially smooth wafer 206 surface, thereby omitting the need for subsequent wafer polishing. Further, the wafers 206 produced by such processing do not exhibit the highly stress lattice and fragile nature of wafers processed by wet processing. ® KIPO &amp; WIPO 2009</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_KR20090085647A
source esp@cenet
subjects ABRASIVE OR RELATED BLASTING WITH PARTICULATE MATERIAL
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
GRINDING
PERFORMING OPERATIONS
POLISHING
SEMICONDUCTOR DEVICES
TRANSPORTING
title METHOD TO REMOVE CIRCUIT PATTERNS FROM A WAFER
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-18T06%3A15%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=DOMINA%20DAVID&rft.date=2009-08-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20090085647A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true