MEMORY APPARATUS, CONTROL METHOD THEREOF, CONTROL PROGRAM THEREOF, MEMORY CARD, CIRCUIT BOARD AND ELECTRONIC DEVICE

A memory apparatus, which has one or more memory chips, comprises, in each of the memory chips (201-20N), a storing part (control register 220 and SPD storing part 222) for storing control information related to the memory chip. It is arranged that the control information can be written into and rea...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	MIYAMOTO TOSHIHIRO, TAKIGAMI AKIO, INOKO MASAYA, ONO HIROYUKI, SUZUKI TAKAYOSHI
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING INFORMATION STORAGE PHYSICS STATIC STORES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	MIYAMOTO TOSHIHIRO TAKIGAMI AKIO INOKO MASAYA ONO HIROYUKI SUZUKI TAKAYOSHI
description	A memory apparatus, which has one or more memory chips, comprises, in each of the memory chips (201-20N), a storing part (control register 220 and SPD storing part 222) for storing control information related to the memory chip. It is arranged that the control information can be written into and read from the storing part and further can be arbitrarily established for the respective memory chip. When the memory apparatus comprises the plurality of memory chips, it is further arranged that the memory chips can be individually used.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20080095301A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20080095301A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20080095301A3</originalsourceid><addsrcrecordid>eNqNjLEKwkAQRNNYiPoPC7YKpyJoue5tzGEuG9aLYBWCnJVoIP4_pgiktRpm5s1Mk86zF70DliUqhuq6ApIiqOTgOWRiIWSsLOmYlypnRT8WwwWh2p5ySpULcJLeAhYWOGfqh4UjsHxzxPNk8mxeXVwMOkuWKQfK1rH91LFrm0d8x2990a0xB2OO-53Z4O4_6gdOBjk2</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MEMORY APPARATUS, CONTROL METHOD THEREOF, CONTROL PROGRAM THEREOF, MEMORY CARD, CIRCUIT BOARD AND ELECTRONIC DEVICE</title><source>esp@cenet</source><creator>MIYAMOTO TOSHIHIRO ; TAKIGAMI AKIO ; INOKO MASAYA ; ONO HIROYUKI ; SUZUKI TAKAYOSHI</creator><creatorcontrib>MIYAMOTO TOSHIHIRO ; TAKIGAMI AKIO ; INOKO MASAYA ; ONO HIROYUKI ; SUZUKI TAKAYOSHI</creatorcontrib><description>A memory apparatus, which has one or more memory chips, comprises, in each of the memory chips (201-20N), a storing part (control register 220 and SPD storing part 222) for storing control information related to the memory chip. It is arranged that the control information can be written into and read from the storing part and further can be arbitrarily established for the respective memory chip. When the memory apparatus comprises the plurality of memory chips, it is further arranged that the memory chips can be individually used.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20081028&DB=EPODOC&CC=KR&NR=20080095301A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20081028&DB=EPODOC&CC=KR&NR=20080095301A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MIYAMOTO TOSHIHIRO</creatorcontrib><creatorcontrib>TAKIGAMI AKIO</creatorcontrib><creatorcontrib>INOKO MASAYA</creatorcontrib><creatorcontrib>ONO HIROYUKI</creatorcontrib><creatorcontrib>SUZUKI TAKAYOSHI</creatorcontrib><title>MEMORY APPARATUS, CONTROL METHOD THEREOF, CONTROL PROGRAM THEREOF, MEMORY CARD, CIRCUIT BOARD AND ELECTRONIC DEVICE</title><description>A memory apparatus, which has one or more memory chips, comprises, in each of the memory chips (201-20N), a storing part (control register 220 and SPD storing part 222) for storing control information related to the memory chip. It is arranged that the control information can be written into and read from the storing part and further can be arbitrarily established for the respective memory chip. When the memory apparatus comprises the plurality of memory chips, it is further arranged that the memory chips can be individually used.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjLEKwkAQRNNYiPoPC7YKpyJoue5tzGEuG9aLYBWCnJVoIP4_pgiktRpm5s1Mk86zF70DliUqhuq6ApIiqOTgOWRiIWSsLOmYlypnRT8WwwWh2p5ySpULcJLeAhYWOGfqh4UjsHxzxPNk8mxeXVwMOkuWKQfK1rH91LFrm0d8x2990a0xB2OO-53Z4O4_6gdOBjk2</recordid><startdate>20081028</startdate><enddate>20081028</enddate><creator>MIYAMOTO TOSHIHIRO</creator><creator>TAKIGAMI AKIO</creator><creator>INOKO MASAYA</creator><creator>ONO HIROYUKI</creator><creator>SUZUKI TAKAYOSHI</creator><scope>EVB</scope></search><sort><creationdate>20081028</creationdate><title>MEMORY APPARATUS, CONTROL METHOD THEREOF, CONTROL PROGRAM THEREOF, MEMORY CARD, CIRCUIT BOARD AND ELECTRONIC DEVICE</title><author>MIYAMOTO TOSHIHIRO ; TAKIGAMI AKIO ; INOKO MASAYA ; ONO HIROYUKI ; SUZUKI TAKAYOSHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20080095301A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>MIYAMOTO TOSHIHIRO</creatorcontrib><creatorcontrib>TAKIGAMI AKIO</creatorcontrib><creatorcontrib>INOKO MASAYA</creatorcontrib><creatorcontrib>ONO HIROYUKI</creatorcontrib><creatorcontrib>SUZUKI TAKAYOSHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MIYAMOTO TOSHIHIRO</au><au>TAKIGAMI AKIO</au><au>INOKO MASAYA</au><au>ONO HIROYUKI</au><au>SUZUKI TAKAYOSHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MEMORY APPARATUS, CONTROL METHOD THEREOF, CONTROL PROGRAM THEREOF, MEMORY CARD, CIRCUIT BOARD AND ELECTRONIC DEVICE</title><date>2008-10-28</date><risdate>2008</risdate><abstract>A memory apparatus, which has one or more memory chips, comprises, in each of the memory chips (201-20N), a storing part (control register 220 and SPD storing part 222) for storing control information related to the memory chip. It is arranged that the control information can be written into and read from the storing part and further can be arbitrarily established for the respective memory chip. When the memory apparatus comprises the plurality of memory chips, it is further arranged that the memory chips can be individually used.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_KR20080095301A
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING INFORMATION STORAGE PHYSICS STATIC STORES
title	MEMORY APPARATUS, CONTROL METHOD THEREOF, CONTROL PROGRAM THEREOF, MEMORY CARD, CIRCUIT BOARD AND ELECTRONIC DEVICE
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-26T23%3A12%3A35IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MIYAMOTO%20TOSHIHIRO&rft.date=2008-10-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20080095301A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true