APPARATUS AND METHOD FOR HIGE SPEED INTERFACING IN INTERGARATED CIRCUIT

A device and a method for interfacing ICs at high speed are provided to synchronize channels for data output of a serial gigabit receiver embedded in each IC, insert a comma when the embedded serial gigabit receiver inputs the continuous data, and prevent the embedded serial gigabit receiver from ou...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: KIM, SOON JU, JUNG, MIN SOO, LEE, JIN SEOK, JUNG, KWANG YUNG, KIM, SONG HUN
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator KIM, SOON JU
JUNG, MIN SOO
LEE, JIN SEOK
JUNG, KWANG YUNG
KIM, SONG HUN
description A device and a method for interfacing ICs at high speed are provided to synchronize channels for data output of a serial gigabit receiver embedded in each IC, insert a comma when the embedded serial gigabit receiver inputs the continuous data, and prevent the embedded serial gigabit receiver from outputting a garbage value. A blank generator(303) generates a blank clock by adjusting a transfer rate of the data. A comma inserter(305) inserts the comma into the blank clock. A transmitter(309) transmits a bit string comprising the data and the comma to another IC. The generator includes a register sequentially storing the data received through 'N' buses, an extractor extracting the data stored in the register through 'N+1' buses, and a counter determining a data output time point. The generator stores the data received through the 'N+1' buses for a part of a time section, and stores and outputs the data received through the 'N+1' buses for the remaining time section at the same time.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20080007178A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20080007178A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20080007178A3</originalsourceid><addsrcrecordid>eNrjZHB3DAhwDHIMCQ1WcPRzUfB1DfHwd1Fw8w9S8PB0d1UIDnB1dVHw9AtxDXJzdPb0cweyIVx3kC6gnLNnkHOoZwgPA2taYk5xKi-U5mZQdnMNcfbQTS3Ij08tLkhMTs1LLYn3DjIyMLAwMDAwNzS3cDQmThUAaYctNA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>APPARATUS AND METHOD FOR HIGE SPEED INTERFACING IN INTERGARATED CIRCUIT</title><source>esp@cenet</source><creator>KIM, SOON JU ; JUNG, MIN SOO ; LEE, JIN SEOK ; JUNG, KWANG YUNG ; KIM, SONG HUN</creator><creatorcontrib>KIM, SOON JU ; JUNG, MIN SOO ; LEE, JIN SEOK ; JUNG, KWANG YUNG ; KIM, SONG HUN</creatorcontrib><description>A device and a method for interfacing ICs at high speed are provided to synchronize channels for data output of a serial gigabit receiver embedded in each IC, insert a comma when the embedded serial gigabit receiver inputs the continuous data, and prevent the embedded serial gigabit receiver from outputting a garbage value. A blank generator(303) generates a blank clock by adjusting a transfer rate of the data. A comma inserter(305) inserts the comma into the blank clock. A transmitter(309) transmits a bit string comprising the data and the comma to another IC. The generator includes a register sequentially storing the data received through 'N' buses, an extractor extracting the data stored in the register through 'N+1' buses, and a counter determining a data output time point. The generator stores the data received through the 'N+1' buses for a part of a time section, and stores and outputs the data received through the 'N+1' buses for the remaining time section at the same time.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC DIGITAL DATA PROCESSING ; ELECTRICITY ; PHYSICS ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>2008</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20080117&amp;DB=EPODOC&amp;CC=KR&amp;NR=20080007178A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20080117&amp;DB=EPODOC&amp;CC=KR&amp;NR=20080007178A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KIM, SOON JU</creatorcontrib><creatorcontrib>JUNG, MIN SOO</creatorcontrib><creatorcontrib>LEE, JIN SEOK</creatorcontrib><creatorcontrib>JUNG, KWANG YUNG</creatorcontrib><creatorcontrib>KIM, SONG HUN</creatorcontrib><title>APPARATUS AND METHOD FOR HIGE SPEED INTERFACING IN INTERGARATED CIRCUIT</title><description>A device and a method for interfacing ICs at high speed are provided to synchronize channels for data output of a serial gigabit receiver embedded in each IC, insert a comma when the embedded serial gigabit receiver inputs the continuous data, and prevent the embedded serial gigabit receiver from outputting a garbage value. A blank generator(303) generates a blank clock by adjusting a transfer rate of the data. A comma inserter(305) inserts the comma into the blank clock. A transmitter(309) transmits a bit string comprising the data and the comma to another IC. The generator includes a register sequentially storing the data received through 'N' buses, an extractor extracting the data stored in the register through 'N+1' buses, and a counter determining a data output time point. The generator stores the data received through the 'N+1' buses for a part of a time section, and stores and outputs the data received through the 'N+1' buses for the remaining time section at the same time.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>ELECTRICITY</subject><subject>PHYSICS</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2008</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZHB3DAhwDHIMCQ1WcPRzUfB1DfHwd1Fw8w9S8PB0d1UIDnB1dVHw9AtxDXJzdPb0cweyIVx3kC6gnLNnkHOoZwgPA2taYk5xKi-U5mZQdnMNcfbQTS3Ij08tLkhMTs1LLYn3DjIyMLAwMDAwNzS3cDQmThUAaYctNA</recordid><startdate>20080117</startdate><enddate>20080117</enddate><creator>KIM, SOON JU</creator><creator>JUNG, MIN SOO</creator><creator>LEE, JIN SEOK</creator><creator>JUNG, KWANG YUNG</creator><creator>KIM, SONG HUN</creator><scope>EVB</scope></search><sort><creationdate>20080117</creationdate><title>APPARATUS AND METHOD FOR HIGE SPEED INTERFACING IN INTERGARATED CIRCUIT</title><author>KIM, SOON JU ; JUNG, MIN SOO ; LEE, JIN SEOK ; JUNG, KWANG YUNG ; KIM, SONG HUN</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20080007178A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2008</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>ELECTRICITY</topic><topic>PHYSICS</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>KIM, SOON JU</creatorcontrib><creatorcontrib>JUNG, MIN SOO</creatorcontrib><creatorcontrib>LEE, JIN SEOK</creatorcontrib><creatorcontrib>JUNG, KWANG YUNG</creatorcontrib><creatorcontrib>KIM, SONG HUN</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KIM, SOON JU</au><au>JUNG, MIN SOO</au><au>LEE, JIN SEOK</au><au>JUNG, KWANG YUNG</au><au>KIM, SONG HUN</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>APPARATUS AND METHOD FOR HIGE SPEED INTERFACING IN INTERGARATED CIRCUIT</title><date>2008-01-17</date><risdate>2008</risdate><abstract>A device and a method for interfacing ICs at high speed are provided to synchronize channels for data output of a serial gigabit receiver embedded in each IC, insert a comma when the embedded serial gigabit receiver inputs the continuous data, and prevent the embedded serial gigabit receiver from outputting a garbage value. A blank generator(303) generates a blank clock by adjusting a transfer rate of the data. A comma inserter(305) inserts the comma into the blank clock. A transmitter(309) transmits a bit string comprising the data and the comma to another IC. The generator includes a register sequentially storing the data received through 'N' buses, an extractor extracting the data stored in the register through 'N+1' buses, and a counter determining a data output time point. The generator stores the data received through the 'N+1' buses for a part of a time section, and stores and outputs the data received through the 'N+1' buses for the remaining time section at the same time.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_KR20080007178A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRIC DIGITAL DATA PROCESSING
ELECTRICITY
PHYSICS
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
title APPARATUS AND METHOD FOR HIGE SPEED INTERFACING IN INTERGARATED CIRCUIT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T18%3A34%3A25IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KIM,%20SOON%20JU&rft.date=2008-01-17&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20080007178A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true