CIRCUIT ARRANGEMENT AND METHOD FOR PROTECTING AN INTEGRATED SEMICONDUCTOR CIRCUIT

CIRCUIT ARRANGEMENT AND METHOD FOR PROTECTING AN INTEGRATED SEMICONDUCTOR CIRCUIT

The invention relates to a circuit arrangement and to a method for protecting an integrated semiconductor circuit that comprises a protective circuit having a thyristor structure (SCR) and a control circuit (TC; C1, R1, I1 to I3) for controlling the protective circuit, which both are inserted betwee...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: FANKHAUSER BERND, MAYERHOFER MICHAEL, CHOJECKI PAWEL, DEUTSCHMANN BERND
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator FANKHAUSER BERND
MAYERHOFER MICHAEL
CHOJECKI PAWEL
DEUTSCHMANN BERND
description The invention relates to a circuit arrangement and to a method for protecting an integrated semiconductor circuit that comprises a protective circuit having a thyristor structure (SCR) and a control circuit (TC; C1, R1, I1 to I3) for controlling the protective circuit, which both are inserted between an element (PV, LV) to be protected and a reference potential (VB). The control circuit (TC; C1, R1, I1 to I3) generates a plurality of control signals that control one active element (T1, T2) of the thyristor structure each. The invention allows to specifically trigger the control circuit at defined switching thresholds and short gate-controlled rise times. The invention also relates to a method for determining the duration of activation of the control circuit.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20060127133A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20060127133A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20060127133A3</originalsourceid><addsrcrecordid>eNrjZAh09gxyDvUMUXAMCnL0c3f1dfUDsv1cFHxdQzz8XRTc_IMUAoL8Q1ydQzz93IEyCp5-Ia7uQY4hri4Kwa6-ns7-fi6hziFAZVCTeBhY0xJzilN5oTQ3g7Kba4izh25qQX58anFBYnJqXmpJvHeQkYGBmYGhkbmhsbGjMXGqAG8SME8</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CIRCUIT ARRANGEMENT AND METHOD FOR PROTECTING AN INTEGRATED SEMICONDUCTOR CIRCUIT</title><source>esp@cenet</source><creator>FANKHAUSER BERND ; MAYERHOFER MICHAEL ; CHOJECKI PAWEL ; DEUTSCHMANN BERND</creator><creatorcontrib>FANKHAUSER BERND ; MAYERHOFER MICHAEL ; CHOJECKI PAWEL ; DEUTSCHMANN BERND</creatorcontrib><description>The invention relates to a circuit arrangement and to a method for protecting an integrated semiconductor circuit that comprises a protective circuit having a thyristor structure (SCR) and a control circuit (TC; C1, R1, I1 to I3) for controlling the protective circuit, which both are inserted between an element (PV, LV) to be protected and a reference potential (VB). The control circuit (TC; C1, R1, I1 to I3) generates a plurality of control signals that control one active element (T1, T2) of the thyristor structure each. The invention allows to specifically trigger the control circuit at defined switching thresholds and short gate-controlled rise times. The invention also relates to a method for determining the duration of activation of the control circuit.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20061211&amp;DB=EPODOC&amp;CC=KR&amp;NR=20060127133A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20061211&amp;DB=EPODOC&amp;CC=KR&amp;NR=20060127133A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>FANKHAUSER BERND</creatorcontrib><creatorcontrib>MAYERHOFER MICHAEL</creatorcontrib><creatorcontrib>CHOJECKI PAWEL</creatorcontrib><creatorcontrib>DEUTSCHMANN BERND</creatorcontrib><title>CIRCUIT ARRANGEMENT AND METHOD FOR PROTECTING AN INTEGRATED SEMICONDUCTOR CIRCUIT</title><description>The invention relates to a circuit arrangement and to a method for protecting an integrated semiconductor circuit that comprises a protective circuit having a thyristor structure (SCR) and a control circuit (TC; C1, R1, I1 to I3) for controlling the protective circuit, which both are inserted between an element (PV, LV) to be protected and a reference potential (VB). The control circuit (TC; C1, R1, I1 to I3) generates a plurality of control signals that control one active element (T1, T2) of the thyristor structure each. The invention allows to specifically trigger the control circuit at defined switching thresholds and short gate-controlled rise times. The invention also relates to a method for determining the duration of activation of the control circuit.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZAh09gxyDvUMUXAMCnL0c3f1dfUDsv1cFHxdQzz8XRTc_IMUAoL8Q1ydQzz93IEyCp5-Ia7uQY4hri4Kwa6-ns7-fi6hziFAZVCTeBhY0xJzilN5oTQ3g7Kba4izh25qQX58anFBYnJqXmpJvHeQkYGBmYGhkbmhsbGjMXGqAG8SME8</recordid><startdate>20061211</startdate><enddate>20061211</enddate><creator>FANKHAUSER BERND</creator><creator>MAYERHOFER MICHAEL</creator><creator>CHOJECKI PAWEL</creator><creator>DEUTSCHMANN BERND</creator><scope>EVB</scope></search><sort><creationdate>20061211</creationdate><title>CIRCUIT ARRANGEMENT AND METHOD FOR PROTECTING AN INTEGRATED SEMICONDUCTOR CIRCUIT</title><author>FANKHAUSER BERND ; MAYERHOFER MICHAEL ; CHOJECKI PAWEL ; DEUTSCHMANN BERND</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20060127133A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>FANKHAUSER BERND</creatorcontrib><creatorcontrib>MAYERHOFER MICHAEL</creatorcontrib><creatorcontrib>CHOJECKI PAWEL</creatorcontrib><creatorcontrib>DEUTSCHMANN BERND</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>FANKHAUSER BERND</au><au>MAYERHOFER MICHAEL</au><au>CHOJECKI PAWEL</au><au>DEUTSCHMANN BERND</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CIRCUIT ARRANGEMENT AND METHOD FOR PROTECTING AN INTEGRATED SEMICONDUCTOR CIRCUIT</title><date>2006-12-11</date><risdate>2006</risdate><abstract>The invention relates to a circuit arrangement and to a method for protecting an integrated semiconductor circuit that comprises a protective circuit having a thyristor structure (SCR) and a control circuit (TC; C1, R1, I1 to I3) for controlling the protective circuit, which both are inserted between an element (PV, LV) to be protected and a reference potential (VB). The control circuit (TC; C1, R1, I1 to I3) generates a plurality of control signals that control one active element (T1, T2) of the thyristor structure each. The invention allows to specifically trigger the control circuit at defined switching thresholds and short gate-controlled rise times. The invention also relates to a method for determining the duration of activation of the control circuit.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_KR20060127133A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title CIRCUIT ARRANGEMENT AND METHOD FOR PROTECTING AN INTEGRATED SEMICONDUCTOR CIRCUIT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T14%3A22%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=FANKHAUSER%20BERND&rft.date=2006-12-11&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20060127133A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true