STORAGE DEVICE AND SEMICONDUCTOR DEVICE

STORAGE DEVICE AND SEMICONDUCTOR DEVICE

A storage device is proposed, which includes: a source line arranged along a row direction; a bit line arranged along a column direction; a storage element arranged at an intersection of the source line and the bit line; a writing circuit connected to one terminal of the bit line and applying a pred...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: NAGAO HAJIME, OKAZAKI NOBUMICHI, SAGARA TSUTOMU, MORI HIRONOBU, HACHINO HIDENARI, NAKASHIMA CHIEKO
Format: Patent
Sprache:eng
Schlagworte:
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator NAGAO HAJIME
OKAZAKI NOBUMICHI
SAGARA TSUTOMU
MORI HIRONOBU
HACHINO HIDENARI
NAKASHIMA CHIEKO
description A storage device is proposed, which includes: a source line arranged along a row direction; a bit line arranged along a column direction; a storage element arranged at an intersection of the source line and the bit line; a writing circuit connected to one terminal of the bit line and applying a predetermined voltage to the bit line; and a voltage adjusting circuit connected to a storage element that is located closest to another terminal of the bit line; wherein the voltage adjusting circuit compares the voltage applied to the storage element located closest to the another terminal of the bit line with a setting voltage to thereby adjust the voltage that the writing circuit applies to the bit line.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20060051813A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20060051813A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20060051813A3</originalsourceid><addsrcrecordid>eNrjZFAPDvEPcnR3VXBxDfN0dlVw9HNRCHb19XT293MJdQbKQSV4GFjTEnOKU3mhNDeDsptriLOHbmpBfnxqcUFicmpeakm8d5CRgYGZgYGpoYWhsaMxcaoAZcokhQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>STORAGE DEVICE AND SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>NAGAO HAJIME ; OKAZAKI NOBUMICHI ; SAGARA TSUTOMU ; MORI HIRONOBU ; HACHINO HIDENARI ; NAKASHIMA CHIEKO</creator><creatorcontrib>NAGAO HAJIME ; OKAZAKI NOBUMICHI ; SAGARA TSUTOMU ; MORI HIRONOBU ; HACHINO HIDENARI ; NAKASHIMA CHIEKO</creatorcontrib><description>A storage device is proposed, which includes: a source line arranged along a row direction; a bit line arranged along a column direction; a storage element arranged at an intersection of the source line and the bit line; a writing circuit connected to one terminal of the bit line and applying a predetermined voltage to the bit line; and a voltage adjusting circuit connected to a storage element that is located closest to another terminal of the bit line; wherein the voltage adjusting circuit compares the voltage applied to the storage element located closest to the another terminal of the bit line with a setting voltage to thereby adjust the voltage that the writing circuit applies to the bit line.</description><language>eng</language><subject>INFORMATION STORAGE ; PHYSICS ; STATIC STORES</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060519&amp;DB=EPODOC&amp;CC=KR&amp;NR=20060051813A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20060519&amp;DB=EPODOC&amp;CC=KR&amp;NR=20060051813A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>NAGAO HAJIME</creatorcontrib><creatorcontrib>OKAZAKI NOBUMICHI</creatorcontrib><creatorcontrib>SAGARA TSUTOMU</creatorcontrib><creatorcontrib>MORI HIRONOBU</creatorcontrib><creatorcontrib>HACHINO HIDENARI</creatorcontrib><creatorcontrib>NAKASHIMA CHIEKO</creatorcontrib><title>STORAGE DEVICE AND SEMICONDUCTOR DEVICE</title><description>A storage device is proposed, which includes: a source line arranged along a row direction; a bit line arranged along a column direction; a storage element arranged at an intersection of the source line and the bit line; a writing circuit connected to one terminal of the bit line and applying a predetermined voltage to the bit line; and a voltage adjusting circuit connected to a storage element that is located closest to another terminal of the bit line; wherein the voltage adjusting circuit compares the voltage applied to the storage element located closest to the another terminal of the bit line with a setting voltage to thereby adjust the voltage that the writing circuit applies to the bit line.</description><subject>INFORMATION STORAGE</subject><subject>PHYSICS</subject><subject>STATIC STORES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFAPDvEPcnR3VXBxDfN0dlVw9HNRCHb19XT293MJdQbKQSV4GFjTEnOKU3mhNDeDsptriLOHbmpBfnxqcUFicmpeakm8d5CRgYGZgYGpoYWhsaMxcaoAZcokhQ</recordid><startdate>20060519</startdate><enddate>20060519</enddate><creator>NAGAO HAJIME</creator><creator>OKAZAKI NOBUMICHI</creator><creator>SAGARA TSUTOMU</creator><creator>MORI HIRONOBU</creator><creator>HACHINO HIDENARI</creator><creator>NAKASHIMA CHIEKO</creator><scope>EVB</scope></search><sort><creationdate>20060519</creationdate><title>STORAGE DEVICE AND SEMICONDUCTOR DEVICE</title><author>NAGAO HAJIME ; OKAZAKI NOBUMICHI ; SAGARA TSUTOMU ; MORI HIRONOBU ; HACHINO HIDENARI ; NAKASHIMA CHIEKO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20060051813A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>INFORMATION STORAGE</topic><topic>PHYSICS</topic><topic>STATIC STORES</topic><toplevel>online_resources</toplevel><creatorcontrib>NAGAO HAJIME</creatorcontrib><creatorcontrib>OKAZAKI NOBUMICHI</creatorcontrib><creatorcontrib>SAGARA TSUTOMU</creatorcontrib><creatorcontrib>MORI HIRONOBU</creatorcontrib><creatorcontrib>HACHINO HIDENARI</creatorcontrib><creatorcontrib>NAKASHIMA CHIEKO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>NAGAO HAJIME</au><au>OKAZAKI NOBUMICHI</au><au>SAGARA TSUTOMU</au><au>MORI HIRONOBU</au><au>HACHINO HIDENARI</au><au>NAKASHIMA CHIEKO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>STORAGE DEVICE AND SEMICONDUCTOR DEVICE</title><date>2006-05-19</date><risdate>2006</risdate><abstract>A storage device is proposed, which includes: a source line arranged along a row direction; a bit line arranged along a column direction; a storage element arranged at an intersection of the source line and the bit line; a writing circuit connected to one terminal of the bit line and applying a predetermined voltage to the bit line; and a voltage adjusting circuit connected to a storage element that is located closest to another terminal of the bit line; wherein the voltage adjusting circuit compares the voltage applied to the storage element located closest to the another terminal of the bit line with a setting voltage to thereby adjust the voltage that the writing circuit applies to the bit line.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_KR20060051813A
source esp@cenet
subjects INFORMATION STORAGE
PHYSICS
STATIC STORES
title STORAGE DEVICE AND SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T04%3A14%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=NAGAO%20HAJIME&rft.date=2006-05-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20060051813A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true