METHOD FOR FORMING TRENCH OF SEMICONDUCTOR DEVICE

PURPOSE: An STI(Shallow Trench Isolation) formation method of semiconductor devices is provided to reduce a stress and to omit an oxidation process by rounding bottom and sidewalls of a shallow trench. CONSTITUTION: A pad oxide layer(202) and a nitride layer(204) are sequentially formed on a semicon...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: LEE, JEONG UNG
Format: Patent
Sprache:eng ; kor
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator LEE, JEONG UNG
description PURPOSE: An STI(Shallow Trench Isolation) formation method of semiconductor devices is provided to reduce a stress and to omit an oxidation process by rounding bottom and sidewalls of a shallow trench. CONSTITUTION: A pad oxide layer(202) and a nitride layer(204) are sequentially formed on a semiconductor substrate(200). A shallow trench(T2) having rounded bottom and sidewalls structure is formed by selectively etching the substrate(200) using a bias power of 370-900 W. An insulating layer(210) is sufficiently filled to the shallow trench(T2). An isolation layer is formed by planarizing the insulating layer(210). The shallow trench(T2) having rounded bottom and sidewalls structure is formed by RIE(Reactive Ion Etching) using HBr, CHF3 or CH4 gas.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR20020094596A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR20020094596A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR20020094596A3</originalsourceid><addsrcrecordid>eNrjZDD0dQ3x8HdRcPMPAmFfTz93hZAgVz9nDwV_N4VgV19PZ38_l1DnEKC8i2uYp7MrDwNrWmJOcSovlOZmUHZzDXH20E0tyI9PLS5ITE7NSy2J9w4yMjAAIksTU0szR2PiVAEA4vYnYA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD FOR FORMING TRENCH OF SEMICONDUCTOR DEVICE</title><source>esp@cenet</source><creator>LEE, JEONG UNG</creator><creatorcontrib>LEE, JEONG UNG</creatorcontrib><description>PURPOSE: An STI(Shallow Trench Isolation) formation method of semiconductor devices is provided to reduce a stress and to omit an oxidation process by rounding bottom and sidewalls of a shallow trench. CONSTITUTION: A pad oxide layer(202) and a nitride layer(204) are sequentially formed on a semiconductor substrate(200). A shallow trench(T2) having rounded bottom and sidewalls structure is formed by selectively etching the substrate(200) using a bias power of 370-900 W. An insulating layer(210) is sufficiently filled to the shallow trench(T2). An isolation layer is formed by planarizing the insulating layer(210). The shallow trench(T2) having rounded bottom and sidewalls structure is formed by RIE(Reactive Ion Etching) using HBr, CHF3 or CH4 gas.</description><edition>7</edition><language>eng ; kor</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>2002</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20021218&amp;DB=EPODOC&amp;CC=KR&amp;NR=20020094596A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25566,76549</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20021218&amp;DB=EPODOC&amp;CC=KR&amp;NR=20020094596A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LEE, JEONG UNG</creatorcontrib><title>METHOD FOR FORMING TRENCH OF SEMICONDUCTOR DEVICE</title><description>PURPOSE: An STI(Shallow Trench Isolation) formation method of semiconductor devices is provided to reduce a stress and to omit an oxidation process by rounding bottom and sidewalls of a shallow trench. CONSTITUTION: A pad oxide layer(202) and a nitride layer(204) are sequentially formed on a semiconductor substrate(200). A shallow trench(T2) having rounded bottom and sidewalls structure is formed by selectively etching the substrate(200) using a bias power of 370-900 W. An insulating layer(210) is sufficiently filled to the shallow trench(T2). An isolation layer is formed by planarizing the insulating layer(210). The shallow trench(T2) having rounded bottom and sidewalls structure is formed by RIE(Reactive Ion Etching) using HBr, CHF3 or CH4 gas.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2002</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDD0dQ3x8HdRcPMPAmFfTz93hZAgVz9nDwV_N4VgV19PZ38_l1DnEKC8i2uYp7MrDwNrWmJOcSovlOZmUHZzDXH20E0tyI9PLS5ITE7NSy2J9w4yMjAAIksTU0szR2PiVAEA4vYnYA</recordid><startdate>20021218</startdate><enddate>20021218</enddate><creator>LEE, JEONG UNG</creator><scope>EVB</scope></search><sort><creationdate>20021218</creationdate><title>METHOD FOR FORMING TRENCH OF SEMICONDUCTOR DEVICE</title><author>LEE, JEONG UNG</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR20020094596A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; kor</language><creationdate>2002</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>LEE, JEONG UNG</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LEE, JEONG UNG</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD FOR FORMING TRENCH OF SEMICONDUCTOR DEVICE</title><date>2002-12-18</date><risdate>2002</risdate><abstract>PURPOSE: An STI(Shallow Trench Isolation) formation method of semiconductor devices is provided to reduce a stress and to omit an oxidation process by rounding bottom and sidewalls of a shallow trench. CONSTITUTION: A pad oxide layer(202) and a nitride layer(204) are sequentially formed on a semiconductor substrate(200). A shallow trench(T2) having rounded bottom and sidewalls structure is formed by selectively etching the substrate(200) using a bias power of 370-900 W. An insulating layer(210) is sufficiently filled to the shallow trench(T2). An isolation layer is formed by planarizing the insulating layer(210). The shallow trench(T2) having rounded bottom and sidewalls structure is formed by RIE(Reactive Ion Etching) using HBr, CHF3 or CH4 gas.</abstract><edition>7</edition><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng ; kor
recordid cdi_epo_espacenet_KR20020094596A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title METHOD FOR FORMING TRENCH OF SEMICONDUCTOR DEVICE
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-18T07%3A54%3A12IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LEE,%20JEONG%20UNG&rft.date=2002-12-18&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR20020094596A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true