NAND FLASH MEMORY DEVICE AND METHOD OF FABRICATING THE SAME

A NAND-type flash memory device and a fabricating method thereof are provided to reduce the area of a semiconductor substrate required for select transistors by forming the select transistors on memory transistors. Active regions are defined by an isolation layer pattern disposed in a predetermined...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: HUR, SUNG HOI, LEE, JI HWON
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator HUR, SUNG HOI
LEE, JI HWON
description A NAND-type flash memory device and a fabricating method thereof are provided to reduce the area of a semiconductor substrate required for select transistors by forming the select transistors on memory transistors. Active regions are defined by an isolation layer pattern disposed in a predetermined region of a semiconductor substrate. Memory transistors constitute a cell string, including memory gate patterns crossing the upper part of the active regions. Select transistors are disposed on the memory transistors. Lower plugs electrically connect the active regions at both sides of the cell string and the select transistors. The log plug is made of single crystalline silicon having a conductivity type different from that of the semiconductor substrate. A dummy gate pattern is disposed between two adjacent cell strings, running in parallel with the memory gate pattern.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR100655439BB1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR100655439BB1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR100655439BB13</originalsourceid><addsrcrecordid>eNrjZLD2c_RzUXDzcQz2UPB19fUPilRwcQ3zdHZVAIn7uoZ4-Lso-LspuDk6BXk6O4Z4-rkrhHi4KgQ7-rryMLCmJeYUp_JCaW4GZTfXEGcP3dSC_PjU4oLE5NS81JJ47yBDAwMzU1MTY0snJ0Nj4lQBADbRKao</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>NAND FLASH MEMORY DEVICE AND METHOD OF FABRICATING THE SAME</title><source>esp@cenet</source><creator>HUR, SUNG HOI ; LEE, JI HWON</creator><creatorcontrib>HUR, SUNG HOI ; LEE, JI HWON</creatorcontrib><description>A NAND-type flash memory device and a fabricating method thereof are provided to reduce the area of a semiconductor substrate required for select transistors by forming the select transistors on memory transistors. Active regions are defined by an isolation layer pattern disposed in a predetermined region of a semiconductor substrate. Memory transistors constitute a cell string, including memory gate patterns crossing the upper part of the active regions. Select transistors are disposed on the memory transistors. Lower plugs electrically connect the active regions at both sides of the cell string and the select transistors. The log plug is made of single crystalline silicon having a conductivity type different from that of the semiconductor substrate. A dummy gate pattern is disposed between two adjacent cell strings, running in parallel with the memory gate pattern.</description><language>eng</language><subject>ELECTRICITY</subject><creationdate>2006</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20061208&amp;DB=EPODOC&amp;CC=KR&amp;NR=100655439B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=20061208&amp;DB=EPODOC&amp;CC=KR&amp;NR=100655439B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HUR, SUNG HOI</creatorcontrib><creatorcontrib>LEE, JI HWON</creatorcontrib><title>NAND FLASH MEMORY DEVICE AND METHOD OF FABRICATING THE SAME</title><description>A NAND-type flash memory device and a fabricating method thereof are provided to reduce the area of a semiconductor substrate required for select transistors by forming the select transistors on memory transistors. Active regions are defined by an isolation layer pattern disposed in a predetermined region of a semiconductor substrate. Memory transistors constitute a cell string, including memory gate patterns crossing the upper part of the active regions. Select transistors are disposed on the memory transistors. Lower plugs electrically connect the active regions at both sides of the cell string and the select transistors. The log plug is made of single crystalline silicon having a conductivity type different from that of the semiconductor substrate. A dummy gate pattern is disposed between two adjacent cell strings, running in parallel with the memory gate pattern.</description><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2006</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZLD2c_RzUXDzcQz2UPB19fUPilRwcQ3zdHZVAIn7uoZ4-Lso-LspuDk6BXk6O4Z4-rkrhHi4KgQ7-rryMLCmJeYUp_JCaW4GZTfXEGcP3dSC_PjU4oLE5NS81JJ47yBDAwMzU1MTY0snJ0Nj4lQBADbRKao</recordid><startdate>20061208</startdate><enddate>20061208</enddate><creator>HUR, SUNG HOI</creator><creator>LEE, JI HWON</creator><scope>EVB</scope></search><sort><creationdate>20061208</creationdate><title>NAND FLASH MEMORY DEVICE AND METHOD OF FABRICATING THE SAME</title><author>HUR, SUNG HOI ; LEE, JI HWON</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR100655439BB13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2006</creationdate><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>HUR, SUNG HOI</creatorcontrib><creatorcontrib>LEE, JI HWON</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HUR, SUNG HOI</au><au>LEE, JI HWON</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>NAND FLASH MEMORY DEVICE AND METHOD OF FABRICATING THE SAME</title><date>2006-12-08</date><risdate>2006</risdate><abstract>A NAND-type flash memory device and a fabricating method thereof are provided to reduce the area of a semiconductor substrate required for select transistors by forming the select transistors on memory transistors. Active regions are defined by an isolation layer pattern disposed in a predetermined region of a semiconductor substrate. Memory transistors constitute a cell string, including memory gate patterns crossing the upper part of the active regions. Select transistors are disposed on the memory transistors. Lower plugs electrically connect the active regions at both sides of the cell string and the select transistors. The log plug is made of single crystalline silicon having a conductivity type different from that of the semiconductor substrate. A dummy gate pattern is disposed between two adjacent cell strings, running in parallel with the memory gate pattern.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_KR100655439BB1
source esp@cenet
subjects ELECTRICITY
title NAND FLASH MEMORY DEVICE AND METHOD OF FABRICATING THE SAME
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T12%3A13%3A56IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HUR,%20SUNG%20HOI&rft.date=2006-12-08&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR100655439BB1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true