METHOD FOR TEXTURING A SILICON SURFACE OF ANY CRYSTALLOGRAPHIC ORIENTATION USING AN ISOTROPIC ETCH AND PHOTOLITHOGRAPHY
본 발명은 통상적으로 광전지용의 실리콘 수지상 웨브 결정을 에칭하기 위한 방법에 관한 것으로, 실리콘 결정의 (111)면을 실질적으로 모두 덮도록 (111)면에 예정된 패턴의 내식재를 도포하는 단계와, 에칭 재료가 내식재의 패턴을 실질적으로 완전히 하부 식각하여 상기 실리콘 결정 상에, 경사측면을 갖는 복수개의 피크(peak)를 형성할 때까지 (111)면을 에칭 재료로 에칭하는 단계와, 상기 등방성 에칭 재료와 내식재의 패턴을 상호 작용시켜 상기 경사측면은 상기 실리콘 결정 내에서 실리콘 결정과 부딪치는 모든 입사광을 포집할 수 있...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng ; kor |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | LEO MEIER, DANIEL MCNALLY, JAMES BERNARD HOHN, LEONARD EARL HWANG, JUNG-MO |
description | 본 발명은 통상적으로 광전지용의 실리콘 수지상 웨브 결정을 에칭하기 위한 방법에 관한 것으로, 실리콘 결정의 (111)면을 실질적으로 모두 덮도록 (111)면에 예정된 패턴의 내식재를 도포하는 단계와, 에칭 재료가 내식재의 패턴을 실질적으로 완전히 하부 식각하여 상기 실리콘 결정 상에, 경사측면을 갖는 복수개의 피크(peak)를 형성할 때까지 (111)면을 에칭 재료로 에칭하는 단계와, 상기 등방성 에칭 재료와 내식재의 패턴을 상호 작용시켜 상기 경사측면은 상기 실리콘 결정 내에서 실리콘 결정과 부딪치는 모든 입사광을 포집할 수 있는 경사도를 갖는 상기 경사측면을 형성하는 단계를 포함하는 것을 특징으로 한다.
In this process for etching a flat dendritic silicon crystal in order to use it as a photovoltaic cell, a predetermined configuration of etching-resistant material is applied to a surface 111 of the silicon crystal, the configuration covering substantially the entire surface 111, and the surface 111 is etched by means of an isotropic etching material until the etching material reveals, by undermining, the configuration of the etching-resistant material substantially completely, thereby forming a set of spikes with sloping sides on the silicon crystal, the isotropic etching material and the configuration cooperating in such a way that the sloping sides have a slope which traps substantially in the interior of the silicon crystal all the light striking the silicon crystal. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_KR0139919BB1</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>KR0139919BB1</sourcerecordid><originalsourceid>FETCH-epo_espacenet_KR0139919BB13</originalsourceid><addsrcrecordid>eNqNjUEKwjAQRbtxIeodxgMIlq66TNOkGYyZkkzBrkqRuBItVPD6xuIBXH34_z3-OnufFRuqQZMHVhfuPLoGBAS0KMlB6LwWUgFpEK4H6fvAwlpqvGgNSiCPyrFgTGwXFtcBBmJPbZoVS5OaGlpDTBbT12L222x1G-9z3P1yk-31Fz7E6TnEeRqv8RFfw8kf86Is87Kq8uIf5gOdujps</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD FOR TEXTURING A SILICON SURFACE OF ANY CRYSTALLOGRAPHIC ORIENTATION USING AN ISOTROPIC ETCH AND PHOTOLITHOGRAPHY</title><source>esp@cenet</source><creator>LEO MEIER, DANIEL ; MCNALLY, JAMES BERNARD ; HOHN, LEONARD EARL ; HWANG, JUNG-MO</creator><creatorcontrib>LEO MEIER, DANIEL ; MCNALLY, JAMES BERNARD ; HOHN, LEONARD EARL ; HWANG, JUNG-MO</creatorcontrib><description>본 발명은 통상적으로 광전지용의 실리콘 수지상 웨브 결정을 에칭하기 위한 방법에 관한 것으로, 실리콘 결정의 (111)면을 실질적으로 모두 덮도록 (111)면에 예정된 패턴의 내식재를 도포하는 단계와, 에칭 재료가 내식재의 패턴을 실질적으로 완전히 하부 식각하여 상기 실리콘 결정 상에, 경사측면을 갖는 복수개의 피크(peak)를 형성할 때까지 (111)면을 에칭 재료로 에칭하는 단계와, 상기 등방성 에칭 재료와 내식재의 패턴을 상호 작용시켜 상기 경사측면은 상기 실리콘 결정 내에서 실리콘 결정과 부딪치는 모든 입사광을 포집할 수 있는 경사도를 갖는 상기 경사측면을 형성하는 단계를 포함하는 것을 특징으로 한다.
In this process for etching a flat dendritic silicon crystal in order to use it as a photovoltaic cell, a predetermined configuration of etching-resistant material is applied to a surface 111 of the silicon crystal, the configuration covering substantially the entire surface 111, and the surface 111 is etched by means of an isotropic etching material until the etching material reveals, by undermining, the configuration of the etching-resistant material substantially completely, thereby forming a set of spikes with sloping sides on the silicon crystal, the isotropic etching material and the configuration cooperating in such a way that the sloping sides have a slope which traps substantially in the interior of the silicon crystal all the light striking the silicon crystal.</description><edition>6</edition><language>eng ; kor</language><subject>BASIC ELECTRIC ELEMENTS ; CHEMICAL SURFACE TREATMENT ; CHEMISTRY ; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL ; COATING MATERIAL WITH METALLIC MATERIAL ; COATING METALLIC MATERIAL ; DIFFUSION TREATMENT OF METALLIC MATERIAL ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL ; METALLURGY ; MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLICMATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASSC23 AND AT LEAST ONEPROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25 ; NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE ; SEMICONDUCTOR DEVICES</subject><creationdate>1998</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19981116&DB=EPODOC&CC=KR&NR=0139919B1$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76293</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19981116&DB=EPODOC&CC=KR&NR=0139919B1$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>LEO MEIER, DANIEL</creatorcontrib><creatorcontrib>MCNALLY, JAMES BERNARD</creatorcontrib><creatorcontrib>HOHN, LEONARD EARL</creatorcontrib><creatorcontrib>HWANG, JUNG-MO</creatorcontrib><title>METHOD FOR TEXTURING A SILICON SURFACE OF ANY CRYSTALLOGRAPHIC ORIENTATION USING AN ISOTROPIC ETCH AND PHOTOLITHOGRAPHY</title><description>본 발명은 통상적으로 광전지용의 실리콘 수지상 웨브 결정을 에칭하기 위한 방법에 관한 것으로, 실리콘 결정의 (111)면을 실질적으로 모두 덮도록 (111)면에 예정된 패턴의 내식재를 도포하는 단계와, 에칭 재료가 내식재의 패턴을 실질적으로 완전히 하부 식각하여 상기 실리콘 결정 상에, 경사측면을 갖는 복수개의 피크(peak)를 형성할 때까지 (111)면을 에칭 재료로 에칭하는 단계와, 상기 등방성 에칭 재료와 내식재의 패턴을 상호 작용시켜 상기 경사측면은 상기 실리콘 결정 내에서 실리콘 결정과 부딪치는 모든 입사광을 포집할 수 있는 경사도를 갖는 상기 경사측면을 형성하는 단계를 포함하는 것을 특징으로 한다.
In this process for etching a flat dendritic silicon crystal in order to use it as a photovoltaic cell, a predetermined configuration of etching-resistant material is applied to a surface 111 of the silicon crystal, the configuration covering substantially the entire surface 111, and the surface 111 is etched by means of an isotropic etching material until the etching material reveals, by undermining, the configuration of the etching-resistant material substantially completely, thereby forming a set of spikes with sloping sides on the silicon crystal, the isotropic etching material and the configuration cooperating in such a way that the sloping sides have a slope which traps substantially in the interior of the silicon crystal all the light striking the silicon crystal.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>CHEMICAL SURFACE TREATMENT</subject><subject>CHEMISTRY</subject><subject>COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL</subject><subject>COATING MATERIAL WITH METALLIC MATERIAL</subject><subject>COATING METALLIC MATERIAL</subject><subject>DIFFUSION TREATMENT OF METALLIC MATERIAL</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL</subject><subject>METALLURGY</subject><subject>MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLICMATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASSC23 AND AT LEAST ONEPROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25</subject><subject>NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1998</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjUEKwjAQRbtxIeodxgMIlq66TNOkGYyZkkzBrkqRuBItVPD6xuIBXH34_z3-OnufFRuqQZMHVhfuPLoGBAS0KMlB6LwWUgFpEK4H6fvAwlpqvGgNSiCPyrFgTGwXFtcBBmJPbZoVS5OaGlpDTBbT12L222x1G-9z3P1yk-31Fz7E6TnEeRqv8RFfw8kf86Is87Kq8uIf5gOdujps</recordid><startdate>19981116</startdate><enddate>19981116</enddate><creator>LEO MEIER, DANIEL</creator><creator>MCNALLY, JAMES BERNARD</creator><creator>HOHN, LEONARD EARL</creator><creator>HWANG, JUNG-MO</creator><scope>EVB</scope></search><sort><creationdate>19981116</creationdate><title>METHOD FOR TEXTURING A SILICON SURFACE OF ANY CRYSTALLOGRAPHIC ORIENTATION USING AN ISOTROPIC ETCH AND PHOTOLITHOGRAPHY</title><author>LEO MEIER, DANIEL ; MCNALLY, JAMES BERNARD ; HOHN, LEONARD EARL ; HWANG, JUNG-MO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_KR0139919BB13</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng ; kor</language><creationdate>1998</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>CHEMICAL SURFACE TREATMENT</topic><topic>CHEMISTRY</topic><topic>COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL</topic><topic>COATING MATERIAL WITH METALLIC MATERIAL</topic><topic>COATING METALLIC MATERIAL</topic><topic>DIFFUSION TREATMENT OF METALLIC MATERIAL</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL</topic><topic>METALLURGY</topic><topic>MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLICMATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASSC23 AND AT LEAST ONEPROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25</topic><topic>NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>LEO MEIER, DANIEL</creatorcontrib><creatorcontrib>MCNALLY, JAMES BERNARD</creatorcontrib><creatorcontrib>HOHN, LEONARD EARL</creatorcontrib><creatorcontrib>HWANG, JUNG-MO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>LEO MEIER, DANIEL</au><au>MCNALLY, JAMES BERNARD</au><au>HOHN, LEONARD EARL</au><au>HWANG, JUNG-MO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD FOR TEXTURING A SILICON SURFACE OF ANY CRYSTALLOGRAPHIC ORIENTATION USING AN ISOTROPIC ETCH AND PHOTOLITHOGRAPHY</title><date>1998-11-16</date><risdate>1998</risdate><abstract>본 발명은 통상적으로 광전지용의 실리콘 수지상 웨브 결정을 에칭하기 위한 방법에 관한 것으로, 실리콘 결정의 (111)면을 실질적으로 모두 덮도록 (111)면에 예정된 패턴의 내식재를 도포하는 단계와, 에칭 재료가 내식재의 패턴을 실질적으로 완전히 하부 식각하여 상기 실리콘 결정 상에, 경사측면을 갖는 복수개의 피크(peak)를 형성할 때까지 (111)면을 에칭 재료로 에칭하는 단계와, 상기 등방성 에칭 재료와 내식재의 패턴을 상호 작용시켜 상기 경사측면은 상기 실리콘 결정 내에서 실리콘 결정과 부딪치는 모든 입사광을 포집할 수 있는 경사도를 갖는 상기 경사측면을 형성하는 단계를 포함하는 것을 특징으로 한다.
In this process for etching a flat dendritic silicon crystal in order to use it as a photovoltaic cell, a predetermined configuration of etching-resistant material is applied to a surface 111 of the silicon crystal, the configuration covering substantially the entire surface 111, and the surface 111 is etched by means of an isotropic etching material until the etching material reveals, by undermining, the configuration of the etching-resistant material substantially completely, thereby forming a set of spikes with sloping sides on the silicon crystal, the isotropic etching material and the configuration cooperating in such a way that the sloping sides have a slope which traps substantially in the interior of the silicon crystal all the light striking the silicon crystal.</abstract><edition>6</edition><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng ; kor |
recordid | cdi_epo_espacenet_KR0139919BB1 |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS CHEMICAL SURFACE TREATMENT CHEMISTRY COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATIONOR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL COATING MATERIAL WITH METALLIC MATERIAL COATING METALLIC MATERIAL DIFFUSION TREATMENT OF METALLIC MATERIAL ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION INGENERAL METALLURGY MULTI-STEP PROCESSES FOR SURFACE TREATMENT OF METALLICMATERIAL INVOLVING AT LEAST ONE PROCESS PROVIDED FOR IN CLASSC23 AND AT LEAST ONEPROCESS COVERED BY SUBCLASS C21D OR C22F OR CLASS C25 NON-MECHANICAL REMOVAL OF METALLIC MATERIAL FROM SURFACE SEMICONDUCTOR DEVICES |
title | METHOD FOR TEXTURING A SILICON SURFACE OF ANY CRYSTALLOGRAPHIC ORIENTATION USING AN ISOTROPIC ETCH AND PHOTOLITHOGRAPHY |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-25T11%3A44%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=LEO%20MEIER,%20DANIEL&rft.date=1998-11-16&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EKR0139919BB1%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |