FLIP-FLOP CIRCUIT

FLIP-FLOP CIRCUIT

PURPOSE:To make the titled circuit suitable for high density circuit integration by forming a flip-flop circuit operated in two way so as to set freely the input/ output of a signal depending on the design status at that time. CONSTITUTION:Two flip-flops 9a, 9b without directivity are constituted by...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: TAKANO TOSHINORI
Format: Patent
Sprache:eng
Schlagworte:
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator TAKANO TOSHINORI
description PURPOSE:To make the titled circuit suitable for high density circuit integration by forming a flip-flop circuit operated in two way so as to set freely the input/ output of a signal depending on the design status at that time. CONSTITUTION:Two flip-flops 9a, 9b without directivity are constituted by inserting transmission gates 6, 7 in series with the output side of inverters 3a, 3d at the master and slave side not having the transmission gate in a conventional master slave flip-flop where inverters are connected as a loop and the flip-flops are connected in series. Thus, the unit circuit being the input side is the master and the unit circuit being the output side is the slave circuit, the titled circuit is used in two-way and the input/output is set in matching with the other circuit, then the share of the circuit wiring occupied in the circuit is reduced and the degree of freedom in the design is improved.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS6489810A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS6489810A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS6489810A3</originalsourceid><addsrcrecordid>eNrjZBB08_EM0HXz8Q9QcPYMcg71DOFhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfFeAcFmJhaWFoYGjsZEKAEA654dsg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>FLIP-FLOP CIRCUIT</title><source>esp@cenet</source><creator>TAKANO TOSHINORI</creator><creatorcontrib>TAKANO TOSHINORI</creatorcontrib><description>PURPOSE:To make the titled circuit suitable for high density circuit integration by forming a flip-flop circuit operated in two way so as to set freely the input/ output of a signal depending on the design status at that time. CONSTITUTION:Two flip-flops 9a, 9b without directivity are constituted by inserting transmission gates 6, 7 in series with the output side of inverters 3a, 3d at the master and slave side not having the transmission gate in a conventional master slave flip-flop where inverters are connected as a loop and the flip-flops are connected in series. Thus, the unit circuit being the input side is the master and the unit circuit being the output side is the slave circuit, the titled circuit is used in two-way and the input/output is set in matching with the other circuit, then the share of the circuit wiring occupied in the circuit is reduced and the degree of freedom in the design is improved.</description><language>eng</language><subject>BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY ; PULSE TECHNIQUE</subject><creationdate>1989</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19890405&amp;DB=EPODOC&amp;CC=JP&amp;NR=S6489810A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19890405&amp;DB=EPODOC&amp;CC=JP&amp;NR=S6489810A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TAKANO TOSHINORI</creatorcontrib><title>FLIP-FLOP CIRCUIT</title><description>PURPOSE:To make the titled circuit suitable for high density circuit integration by forming a flip-flop circuit operated in two way so as to set freely the input/ output of a signal depending on the design status at that time. CONSTITUTION:Two flip-flops 9a, 9b without directivity are constituted by inserting transmission gates 6, 7 in series with the output side of inverters 3a, 3d at the master and slave side not having the transmission gate in a conventional master slave flip-flop where inverters are connected as a loop and the flip-flops are connected in series. Thus, the unit circuit being the input side is the master and the unit circuit being the output side is the slave circuit, the titled circuit is used in two-way and the input/output is set in matching with the other circuit, then the share of the circuit wiring occupied in the circuit is reduced and the degree of freedom in the design is improved.</description><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1989</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBB08_EM0HXz8Q9QcPYMcg71DOFhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfFeAcFmJhaWFoYGjsZEKAEA654dsg</recordid><startdate>19890405</startdate><enddate>19890405</enddate><creator>TAKANO TOSHINORI</creator><scope>EVB</scope></search><sort><creationdate>19890405</creationdate><title>FLIP-FLOP CIRCUIT</title><author>TAKANO TOSHINORI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS6489810A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1989</creationdate><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><toplevel>online_resources</toplevel><creatorcontrib>TAKANO TOSHINORI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TAKANO TOSHINORI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>FLIP-FLOP CIRCUIT</title><date>1989-04-05</date><risdate>1989</risdate><abstract>PURPOSE:To make the titled circuit suitable for high density circuit integration by forming a flip-flop circuit operated in two way so as to set freely the input/ output of a signal depending on the design status at that time. CONSTITUTION:Two flip-flops 9a, 9b without directivity are constituted by inserting transmission gates 6, 7 in series with the output side of inverters 3a, 3d at the master and slave side not having the transmission gate in a conventional master slave flip-flop where inverters are connected as a loop and the flip-flops are connected in series. Thus, the unit circuit being the input side is the master and the unit circuit being the output side is the slave circuit, the titled circuit is used in two-way and the input/output is set in matching with the other circuit, then the share of the circuit wiring occupied in the circuit is reduced and the degree of freedom in the design is improved.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS6489810A
source esp@cenet
subjects BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
title FLIP-FLOP CIRCUIT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-13T16%3A40%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TAKANO%20TOSHINORI&rft.date=1989-04-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS6489810A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true