METHOD OF EXPOSING REFERENCE POSITION INDICAING MARK OF INNER LAYER CIRCUIT OF MULTILAYER PRINTED INTERCONNECTION BOARD
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | SHIOZAKI HARUMI KANEKO YOICHI NAKAMURA NORIZO MIYATA FUMIO |
| description | |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS6387798A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS6387798A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS6387798A3</originalsourceid><addsrcrecordid>eNqNjEEKwjAQRbtxIeod5gKuCrYuYzKxo-2kTFPQVSkSV6KFCl7fRj2Am__h_cefJ68KfeEMOAt4ql1DvAdBi4KsESLw5BiIDWkVx0rJMdrEjAKlOk-pSXRLPuKqLT19aS3EHg3EFO0mX3--dk6JWSaza38bw-rXiwQsel2sw_Dowjj0l3APz-5QN5s0z7JtrtI_lDcMzzn6</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>METHOD OF EXPOSING REFERENCE POSITION INDICAING MARK OF INNER LAYER CIRCUIT OF MULTILAYER PRINTED INTERCONNECTION BOARD</title><source>esp@cenet</source><creator>SHIOZAKI HARUMI ; KANEKO YOICHI ; NAKAMURA NORIZO ; MIYATA FUMIO</creator><creatorcontrib>SHIOZAKI HARUMI ; KANEKO YOICHI ; NAKAMURA NORIZO ; MIYATA FUMIO</creatorcontrib><language>eng</language><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ; ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS ; PRINTED CIRCUITS</subject><creationdate>1988</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19880419&DB=EPODOC&CC=JP&NR=S6387798A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76547</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19880419&DB=EPODOC&CC=JP&NR=S6387798A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SHIOZAKI HARUMI</creatorcontrib><creatorcontrib>KANEKO YOICHI</creatorcontrib><creatorcontrib>NAKAMURA NORIZO</creatorcontrib><creatorcontrib>MIYATA FUMIO</creatorcontrib><title>METHOD OF EXPOSING REFERENCE POSITION INDICAING MARK OF INNER LAYER CIRCUIT OF MULTILAYER PRINTED INTERCONNECTION BOARD</title><subject>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</subject><subject>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</subject><subject>PRINTED CIRCUITS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1988</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNqNjEEKwjAQRbtxIeod5gKuCrYuYzKxo-2kTFPQVSkSV6KFCl7fRj2Am__h_cefJ68KfeEMOAt4ql1DvAdBi4KsESLw5BiIDWkVx0rJMdrEjAKlOk-pSXRLPuKqLT19aS3EHg3EFO0mX3--dk6JWSaza38bw-rXiwQsel2sw_Dowjj0l3APz-5QN5s0z7JtrtI_lDcMzzn6</recordid><startdate>19880419</startdate><enddate>19880419</enddate><creator>SHIOZAKI HARUMI</creator><creator>KANEKO YOICHI</creator><creator>NAKAMURA NORIZO</creator><creator>MIYATA FUMIO</creator><scope>EVB</scope></search><sort><creationdate>19880419</creationdate><title>METHOD OF EXPOSING REFERENCE POSITION INDICAING MARK OF INNER LAYER CIRCUIT OF MULTILAYER PRINTED INTERCONNECTION BOARD</title><author>SHIOZAKI HARUMI ; KANEKO YOICHI ; NAKAMURA NORIZO ; MIYATA FUMIO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS6387798A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1988</creationdate><topic>CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS</topic><topic>ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS</topic><topic>PRINTED CIRCUITS</topic><toplevel>online_resources</toplevel><creatorcontrib>SHIOZAKI HARUMI</creatorcontrib><creatorcontrib>KANEKO YOICHI</creatorcontrib><creatorcontrib>NAKAMURA NORIZO</creatorcontrib><creatorcontrib>MIYATA FUMIO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SHIOZAKI HARUMI</au><au>KANEKO YOICHI</au><au>NAKAMURA NORIZO</au><au>MIYATA FUMIO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>METHOD OF EXPOSING REFERENCE POSITION INDICAING MARK OF INNER LAYER CIRCUIT OF MULTILAYER PRINTED INTERCONNECTION BOARD</title><date>1988-04-19</date><risdate>1988</risdate><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JPS6387798A |
| source | esp@cenet |
| subjects | CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS |
| title | METHOD OF EXPOSING REFERENCE POSITION INDICAING MARK OF INNER LAYER CIRCUIT OF MULTILAYER PRINTED INTERCONNECTION BOARD |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-06T15%3A45%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SHIOZAKI%20HARUMI&rft.date=1988-04-19&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS6387798A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |