MEMORY PROTECTION SYSTEM

PURPOSE:To ensure protection of a memory not only in a mapping mode but also in a direct mode by latching an effective ring level RLE and comparing it with a reference ring level RLR. CONSTITUTION:A selection circuit 10 selects the RLR of a latch circuit 7 and the RLE of a latch circuit 6 when a mod...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
1. Verfasser:	SHIOKAWA SHIZUO
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	SHIOKAWA SHIZUO
description	PURPOSE:To ensure protection of a memory not only in a mapping mode but also in a direct mode by latching an effective ring level RLE and comparing it with a reference ring level RLR. CONSTITUTION:A selection circuit 10 selects the RLR of a latch circuit 7 and the RLE of a latch circuit 6 when a mode flag 12 in a program state PSW1 designates a mapping mode and a direct mode respectively to use it as the comparison input at one side of a comparator 9. The other comparison input of the comparator 9 is always equal to the RLE of the circuit 6. Therefore, access is given to a main memory with no limit in case RLE=0 is satisfied in the mapping mode. The access of the main memory is complied with access control information AR in case of RLERLR. While in the direct mode the conditions are always secured for RLE=RLR and the memory protection is limited in accordance with the access information AR.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS63752A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS63752A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS63752A3</originalsourceid><addsrcrecordid>eNrjZJDwdfX1D4pUCAjyD3F1DvH091MIjgwOcfXlYWBNS8wpTuWF0twMcm6uIc4euqkF-fGpxQWJyal5qSXxXgHBZsbmpkaOxgQVAABnrB8k</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MEMORY PROTECTION SYSTEM</title><source>esp@cenet</source><creator>SHIOKAWA SHIZUO</creator><creatorcontrib>SHIOKAWA SHIZUO</creatorcontrib><description>PURPOSE:To ensure protection of a memory not only in a mapping mode but also in a direct mode by latching an effective ring level RLE and comparing it with a reference ring level RLR. CONSTITUTION:A selection circuit 10 selects the RLR of a latch circuit 7 and the RLE of a latch circuit 6 when a mode flag 12 in a program state PSW1 designates a mapping mode and a direct mode respectively to use it as the comparison input at one side of a comparator 9. The other comparison input of the comparator 9 is always equal to the RLE of the circuit 6. Therefore, access is given to a main memory with no limit in case RLE=0 is satisfied in the mapping mode. The access of the main memory is complied with access control information AR in case of RLE<=RLR and the access is possible only with reading in case of RLE>RLR. While in the direct mode the conditions are always secured for RLE=RLR and the memory protection is limited in accordance with the access information AR.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1988</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19880105&DB=EPODOC&CC=JP&NR=S63752A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19880105&DB=EPODOC&CC=JP&NR=S63752A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>SHIOKAWA SHIZUO</creatorcontrib><title>MEMORY PROTECTION SYSTEM</title><description>PURPOSE:To ensure protection of a memory not only in a mapping mode but also in a direct mode by latching an effective ring level RLE and comparing it with a reference ring level RLR. CONSTITUTION:A selection circuit 10 selects the RLR of a latch circuit 7 and the RLE of a latch circuit 6 when a mode flag 12 in a program state PSW1 designates a mapping mode and a direct mode respectively to use it as the comparison input at one side of a comparator 9. The other comparison input of the comparator 9 is always equal to the RLE of the circuit 6. Therefore, access is given to a main memory with no limit in case RLE=0 is satisfied in the mapping mode. The access of the main memory is complied with access control information AR in case of RLE<=RLR and the access is possible only with reading in case of RLE>RLR. While in the direct mode the conditions are always secured for RLE=RLR and the memory protection is limited in accordance with the access information AR.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1988</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZJDwdfX1D4pUCAjyD3F1DvH091MIjgwOcfXlYWBNS8wpTuWF0twMcm6uIc4euqkF-fGpxQWJyal5qSXxXgHBZsbmpkaOxgQVAABnrB8k</recordid><startdate>19880105</startdate><enddate>19880105</enddate><creator>SHIOKAWA SHIZUO</creator><scope>EVB</scope></search><sort><creationdate>19880105</creationdate><title>MEMORY PROTECTION SYSTEM</title><author>SHIOKAWA SHIZUO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS63752A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1988</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>SHIOKAWA SHIZUO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>SHIOKAWA SHIZUO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MEMORY PROTECTION SYSTEM</title><date>1988-01-05</date><risdate>1988</risdate><abstract>PURPOSE:To ensure protection of a memory not only in a mapping mode but also in a direct mode by latching an effective ring level RLE and comparing it with a reference ring level RLR. CONSTITUTION:A selection circuit 10 selects the RLR of a latch circuit 7 and the RLE of a latch circuit 6 when a mode flag 12 in a program state PSW1 designates a mapping mode and a direct mode respectively to use it as the comparison input at one side of a comparator 9. The other comparison input of the comparator 9 is always equal to the RLE of the circuit 6. Therefore, access is given to a main memory with no limit in case RLE=0 is satisfied in the mapping mode. The access of the main memory is complied with access control information AR in case of RLE<=RLR and the access is possible only with reading in case of RLE>RLR. While in the direct mode the conditions are always secured for RLE=RLR and the memory protection is limited in accordance with the access information AR.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_JPS63752A
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS
title	MEMORY PROTECTION SYSTEM
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-14T00%3A29%3A30IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=SHIOKAWA%20SHIZUO&rft.date=1988-01-05&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS63752A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true