DISTRIBUTED TIME DIVISION SWITCH CONTROL SYSTEM
PURPOSE:To facilitate the control processing of a processor by mapping a time division switch of node devices arranged distributively to a mapping memory of a center device. CONSTITUTION:A mapping memory 10 of a center unit 1 stores mapping information to respective time division switch of plural no...
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | HORII NOBUO |
| description | PURPOSE:To facilitate the control processing of a processor by mapping a time division switch of node devices arranged distributively to a mapping memory of a center device. CONSTITUTION:A mapping memory 10 of a center unit 1 stores mapping information to respective time division switch of plural node devices arranged distributively. A mapping control section 13 applies mapping sequentially periodically and the time division switch is set by novel information written in the mapping memory 10 and the readout check is mapped sequentially periodically. Thus, the time division switches arranged distributively are controlled by using the processor 16 to access the mapping memory 10 and it is not required for the processor 16 to apply health check control to the time division switches. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS63296429A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS63296429A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS63296429A3</originalsourceid><addsrcrecordid>eNrjZNB38QwOCfJ0Cg1xdVEI8fR1VXDxDPMM9vT3UwgO9wxx9lBw9vcLCfL3UQiODA5x9eVhYE1LzClO5YXS3AyKbq5AZbqpBfnxqcUFicmpeakl8V4BwWbGRpZmJkaWjsbEqAEAPq4mzw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DISTRIBUTED TIME DIVISION SWITCH CONTROL SYSTEM</title><source>esp@cenet</source><creator>HORII NOBUO</creator><creatorcontrib>HORII NOBUO</creatorcontrib><description>PURPOSE:To facilitate the control processing of a processor by mapping a time division switch of node devices arranged distributively to a mapping memory of a center device. CONSTITUTION:A mapping memory 10 of a center unit 1 stores mapping information to respective time division switch of plural node devices arranged distributively. A mapping control section 13 applies mapping sequentially periodically and the time division switch is set by novel information written in the mapping memory 10 and the readout check is mapped sequentially periodically. Thus, the time division switches arranged distributively are controlled by using the processor 16 to access the mapping memory 10 and it is not required for the processor 16 to apply health check control to the time division switches.</description><language>eng</language><creationdate>1988</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19881202&DB=EPODOC&CC=JP&NR=S63296429A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25563,76418</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19881202&DB=EPODOC&CC=JP&NR=S63296429A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>HORII NOBUO</creatorcontrib><title>DISTRIBUTED TIME DIVISION SWITCH CONTROL SYSTEM</title><description>PURPOSE:To facilitate the control processing of a processor by mapping a time division switch of node devices arranged distributively to a mapping memory of a center device. CONSTITUTION:A mapping memory 10 of a center unit 1 stores mapping information to respective time division switch of plural node devices arranged distributively. A mapping control section 13 applies mapping sequentially periodically and the time division switch is set by novel information written in the mapping memory 10 and the readout check is mapped sequentially periodically. Thus, the time division switches arranged distributively are controlled by using the processor 16 to access the mapping memory 10 and it is not required for the processor 16 to apply health check control to the time division switches.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1988</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZNB38QwOCfJ0Cg1xdVEI8fR1VXDxDPMM9vT3UwgO9wxx9lBw9vcLCfL3UQiODA5x9eVhYE1LzClO5YXS3AyKbq5AZbqpBfnxqcUFicmpeakl8V4BwWbGRpZmJkaWjsbEqAEAPq4mzw</recordid><startdate>19881202</startdate><enddate>19881202</enddate><creator>HORII NOBUO</creator><scope>EVB</scope></search><sort><creationdate>19881202</creationdate><title>DISTRIBUTED TIME DIVISION SWITCH CONTROL SYSTEM</title><author>HORII NOBUO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS63296429A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1988</creationdate><toplevel>online_resources</toplevel><creatorcontrib>HORII NOBUO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>HORII NOBUO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DISTRIBUTED TIME DIVISION SWITCH CONTROL SYSTEM</title><date>1988-12-02</date><risdate>1988</risdate><abstract>PURPOSE:To facilitate the control processing of a processor by mapping a time division switch of node devices arranged distributively to a mapping memory of a center device. CONSTITUTION:A mapping memory 10 of a center unit 1 stores mapping information to respective time division switch of plural node devices arranged distributively. A mapping control section 13 applies mapping sequentially periodically and the time division switch is set by novel information written in the mapping memory 10 and the readout check is mapped sequentially periodically. Thus, the time division switches arranged distributively are controlled by using the processor 16 to access the mapping memory 10 and it is not required for the processor 16 to apply health check control to the time division switches.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JPS63296429A |
| source | esp@cenet |
| title | DISTRIBUTED TIME DIVISION SWITCH CONTROL SYSTEM |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T22%3A10%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=HORII%20NOBUO&rft.date=1988-12-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS63296429A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |