JPS6258549B

PURPOSE:To realize a wider dynamic range by a method wherein a buried layer whose impurity concentration is higher than the surrounding regions is provided in the substrate side of a solid state image pickup element constitutng photodiode junction surface and connection is estabilished only in one d...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: CHIBA TOSHUKI, IMAI KAZUNORI, NAGAI SHINICHI, NAGANO TOYOKAZU, MITOMI YOSHINORI
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator CHIBA TOSHUKI
IMAI KAZUNORI
NAGAI SHINICHI
NAGANO TOYOKAZU
MITOMI YOSHINORI
description PURPOSE:To realize a wider dynamic range by a method wherein a buried layer whose impurity concentration is higher than the surrounding regions is provided in the substrate side of a solid state image pickup element constitutng photodiode junction surface and connection is estabilished only in one direction to provide a larger diode junction capacity resulting in an increase in saturation signal. CONSTITUTION:A P type layer 42 is diffusedly formed on the surface of an N type semiconductor substrate 41 wherein MOS transistor souce and drain forming regions 43 and 44 are provided. The part of the layer 42 exposed therebetween is covered with a gate insulating film 45 and then provided with a gate electrode 46. Next, an element isolating oxide film 49 is provided in contact with a region 44 for the division of the entirety into individual photoelectron conversion elements. The entire surface is then covered with an interlayer insulating film 48, openings are provided, and vertical signal lines 50 are attached, each of which is connected common to the elements in each of the rows. In tis construction, under the region 43, a P type buried layer 47 whose impurity concentration is higher than that of the layer 42 is formed. A layer 47 is provided for each conversion element and is serially interconnected. This prevents generation of bright and dark stripes in the picture.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS6258549BB2</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS6258549BB2</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS6258549BB23</originalsourceid><addsrcrecordid>eNrjZOD2Cgg2MzK1MDWxdOJhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFIOpyMjIlSBACJiRyK</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>JPS6258549B</title><source>esp@cenet</source><creator>CHIBA TOSHUKI ; IMAI KAZUNORI ; NAGAI SHINICHI ; NAGANO TOYOKAZU ; MITOMI YOSHINORI</creator><creatorcontrib>CHIBA TOSHUKI ; IMAI KAZUNORI ; NAGAI SHINICHI ; NAGANO TOYOKAZU ; MITOMI YOSHINORI</creatorcontrib><description>PURPOSE:To realize a wider dynamic range by a method wherein a buried layer whose impurity concentration is higher than the surrounding regions is provided in the substrate side of a solid state image pickup element constitutng photodiode junction surface and connection is estabilished only in one direction to provide a larger diode junction capacity resulting in an increase in saturation signal. CONSTITUTION:A P type layer 42 is diffusedly formed on the surface of an N type semiconductor substrate 41 wherein MOS transistor souce and drain forming regions 43 and 44 are provided. The part of the layer 42 exposed therebetween is covered with a gate insulating film 45 and then provided with a gate electrode 46. Next, an element isolating oxide film 49 is provided in contact with a region 44 for the division of the entirety into individual photoelectron conversion elements. The entire surface is then covered with an interlayer insulating film 48, openings are provided, and vertical signal lines 50 are attached, each of which is connected common to the elements in each of the rows. In tis construction, under the region 43, a P&lt;+&gt; type buried layer 47 whose impurity concentration is higher than that of the layer 42 is formed. A layer 47 is provided for each conversion element and is serially interconnected. This prevents generation of bright and dark stripes in the picture.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; PICTORIAL COMMUNICATION, e.g. TELEVISION ; SEMICONDUCTOR DEVICES</subject><creationdate>1987</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19871207&amp;DB=EPODOC&amp;CC=JP&amp;NR=S6258549B2$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76516</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19871207&amp;DB=EPODOC&amp;CC=JP&amp;NR=S6258549B2$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>CHIBA TOSHUKI</creatorcontrib><creatorcontrib>IMAI KAZUNORI</creatorcontrib><creatorcontrib>NAGAI SHINICHI</creatorcontrib><creatorcontrib>NAGANO TOYOKAZU</creatorcontrib><creatorcontrib>MITOMI YOSHINORI</creatorcontrib><title>JPS6258549B</title><description>PURPOSE:To realize a wider dynamic range by a method wherein a buried layer whose impurity concentration is higher than the surrounding regions is provided in the substrate side of a solid state image pickup element constitutng photodiode junction surface and connection is estabilished only in one direction to provide a larger diode junction capacity resulting in an increase in saturation signal. CONSTITUTION:A P type layer 42 is diffusedly formed on the surface of an N type semiconductor substrate 41 wherein MOS transistor souce and drain forming regions 43 and 44 are provided. The part of the layer 42 exposed therebetween is covered with a gate insulating film 45 and then provided with a gate electrode 46. Next, an element isolating oxide film 49 is provided in contact with a region 44 for the division of the entirety into individual photoelectron conversion elements. The entire surface is then covered with an interlayer insulating film 48, openings are provided, and vertical signal lines 50 are attached, each of which is connected common to the elements in each of the rows. In tis construction, under the region 43, a P&lt;+&gt; type buried layer 47 whose impurity concentration is higher than that of the layer 42 is formed. A layer 47 is provided for each conversion element and is serially interconnected. This prevents generation of bright and dark stripes in the picture.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>PICTORIAL COMMUNICATION, e.g. TELEVISION</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1987</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZOD2Cgg2MzK1MDWxdOJhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFIOpyMjIlSBACJiRyK</recordid><startdate>19871207</startdate><enddate>19871207</enddate><creator>CHIBA TOSHUKI</creator><creator>IMAI KAZUNORI</creator><creator>NAGAI SHINICHI</creator><creator>NAGANO TOYOKAZU</creator><creator>MITOMI YOSHINORI</creator><scope>EVB</scope></search><sort><creationdate>19871207</creationdate><title>JPS6258549B</title><author>CHIBA TOSHUKI ; IMAI KAZUNORI ; NAGAI SHINICHI ; NAGANO TOYOKAZU ; MITOMI YOSHINORI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS6258549BB23</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1987</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>PICTORIAL COMMUNICATION, e.g. TELEVISION</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>CHIBA TOSHUKI</creatorcontrib><creatorcontrib>IMAI KAZUNORI</creatorcontrib><creatorcontrib>NAGAI SHINICHI</creatorcontrib><creatorcontrib>NAGANO TOYOKAZU</creatorcontrib><creatorcontrib>MITOMI YOSHINORI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>CHIBA TOSHUKI</au><au>IMAI KAZUNORI</au><au>NAGAI SHINICHI</au><au>NAGANO TOYOKAZU</au><au>MITOMI YOSHINORI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>JPS6258549B</title><date>1987-12-07</date><risdate>1987</risdate><abstract>PURPOSE:To realize a wider dynamic range by a method wherein a buried layer whose impurity concentration is higher than the surrounding regions is provided in the substrate side of a solid state image pickup element constitutng photodiode junction surface and connection is estabilished only in one direction to provide a larger diode junction capacity resulting in an increase in saturation signal. CONSTITUTION:A P type layer 42 is diffusedly formed on the surface of an N type semiconductor substrate 41 wherein MOS transistor souce and drain forming regions 43 and 44 are provided. The part of the layer 42 exposed therebetween is covered with a gate insulating film 45 and then provided with a gate electrode 46. Next, an element isolating oxide film 49 is provided in contact with a region 44 for the division of the entirety into individual photoelectron conversion elements. The entire surface is then covered with an interlayer insulating film 48, openings are provided, and vertical signal lines 50 are attached, each of which is connected common to the elements in each of the rows. In tis construction, under the region 43, a P&lt;+&gt; type buried layer 47 whose impurity concentration is higher than that of the layer 42 is formed. A layer 47 is provided for each conversion element and is serially interconnected. This prevents generation of bright and dark stripes in the picture.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS6258549BB2
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
PICTORIAL COMMUNICATION, e.g. TELEVISION
SEMICONDUCTOR DEVICES
title JPS6258549B
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-19T01%3A45%3A31IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=CHIBA%20TOSHUKI&rft.date=1987-12-07&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS6258549BB2%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true