PLL CIRCUIT
PURPOSE:To stably apply PLL synchronization even at a pitch control operation by providing a free run frequency changeover circuit to a control voltage input side of a voltage controlled oscillator. CONSTITUTION:A switch 8 command a prescribed pitch change externally. In turning ON the switch for 10...
Gespeichert in:
| Hauptverfasser: | , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Schlagworte: | |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | ABIRU SEIICHI KUMAGAI TETSURO JIYU SHINICHIROU FURUYA HIDEAKI |
| description | PURPOSE:To stably apply PLL synchronization even at a pitch control operation by providing a free run frequency changeover circuit to a control voltage input side of a voltage controlled oscillator. CONSTITUTION:A switch 8 command a prescribed pitch change externally. In turning ON the switch for 10 times, a control circuit 7 increases +10% pitch by a program. In keeping the depression, the pitch is decreased up to -10%. The control circuit 7 receiving a command of the external command switch 8 outputs a control signal 9 so as to turn ON analog electronic switches 5', 6'. A VCO2 is decided by a voltage Ve given by resistors R1, R2, R3, R4 when the free run frequency f0 sets the pitch to + or -0%. The lock range of the PLL is acted largely by the setting of the free run frequency f0. The analog electronic switch 5' is changed over so as to attain the free run frequency most suited to the pitch while using the control signal to select R5, R6...Rn thereby varying the Ve. |
| format | Patent |
| fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS6239916A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS6239916A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS6239916A3</originalsourceid><addsrcrecordid>eNrjZOAO8PFRcPYMcg71DOFhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfFeAcFmRsaWloZmjsZEKAEARK4cCw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PLL CIRCUIT</title><source>esp@cenet</source><creator>ABIRU SEIICHI ; KUMAGAI TETSURO ; JIYU SHINICHIROU ; FURUYA HIDEAKI</creator><creatorcontrib>ABIRU SEIICHI ; KUMAGAI TETSURO ; JIYU SHINICHIROU ; FURUYA HIDEAKI</creatorcontrib><description>PURPOSE:To stably apply PLL synchronization even at a pitch control operation by providing a free run frequency changeover circuit to a control voltage input side of a voltage controlled oscillator. CONSTITUTION:A switch 8 command a prescribed pitch change externally. In turning ON the switch for 10 times, a control circuit 7 increases +10% pitch by a program. In keeping the depression, the pitch is decreased up to -10%. The control circuit 7 receiving a command of the external command switch 8 outputs a control signal 9 so as to turn ON analog electronic switches 5', 6'. A VCO2 is decided by a voltage Ve given by resistors R1, R2, R3, R4 when the free run frequency f0 sets the pitch to + or -0%. The lock range of the PLL is acted largely by the setting of the free run frequency f0. The analog electronic switch 5' is changed over so as to attain the free run frequency most suited to the pitch while using the control signal to select R5, R6...Rn thereby varying the Ve.</description><language>eng</language><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES ; BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY</subject><creationdate>1987</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19870220&DB=EPODOC&CC=JP&NR=S6239916A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,778,883,25547,76298</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19870220&DB=EPODOC&CC=JP&NR=S6239916A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>ABIRU SEIICHI</creatorcontrib><creatorcontrib>KUMAGAI TETSURO</creatorcontrib><creatorcontrib>JIYU SHINICHIROU</creatorcontrib><creatorcontrib>FURUYA HIDEAKI</creatorcontrib><title>PLL CIRCUIT</title><description>PURPOSE:To stably apply PLL synchronization even at a pitch control operation by providing a free run frequency changeover circuit to a control voltage input side of a voltage controlled oscillator. CONSTITUTION:A switch 8 command a prescribed pitch change externally. In turning ON the switch for 10 times, a control circuit 7 increases +10% pitch by a program. In keeping the depression, the pitch is decreased up to -10%. The control circuit 7 receiving a command of the external command switch 8 outputs a control signal 9 so as to turn ON analog electronic switches 5', 6'. A VCO2 is decided by a voltage Ve given by resistors R1, R2, R3, R4 when the free run frequency f0 sets the pitch to + or -0%. The lock range of the PLL is acted largely by the setting of the free run frequency f0. The analog electronic switch 5' is changed over so as to attain the free run frequency most suited to the pitch while using the control signal to select R5, R6...Rn thereby varying the Ve.</description><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1987</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZOAO8PFRcPYMcg71DOFhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfFeAcFmRsaWloZmjsZEKAEARK4cCw</recordid><startdate>19870220</startdate><enddate>19870220</enddate><creator>ABIRU SEIICHI</creator><creator>KUMAGAI TETSURO</creator><creator>JIYU SHINICHIROU</creator><creator>FURUYA HIDEAKI</creator><scope>EVB</scope></search><sort><creationdate>19870220</creationdate><title>PLL CIRCUIT</title><author>ABIRU SEIICHI ; KUMAGAI TETSURO ; JIYU SHINICHIROU ; FURUYA HIDEAKI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS6239916A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1987</creationdate><topic>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>ABIRU SEIICHI</creatorcontrib><creatorcontrib>KUMAGAI TETSURO</creatorcontrib><creatorcontrib>JIYU SHINICHIROU</creatorcontrib><creatorcontrib>FURUYA HIDEAKI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>ABIRU SEIICHI</au><au>KUMAGAI TETSURO</au><au>JIYU SHINICHIROU</au><au>FURUYA HIDEAKI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PLL CIRCUIT</title><date>1987-02-20</date><risdate>1987</risdate><abstract>PURPOSE:To stably apply PLL synchronization even at a pitch control operation by providing a free run frequency changeover circuit to a control voltage input side of a voltage controlled oscillator. CONSTITUTION:A switch 8 command a prescribed pitch change externally. In turning ON the switch for 10 times, a control circuit 7 increases +10% pitch by a program. In keeping the depression, the pitch is decreased up to -10%. The control circuit 7 receiving a command of the external command switch 8 outputs a control signal 9 so as to turn ON analog electronic switches 5', 6'. A VCO2 is decided by a voltage Ve given by resistors R1, R2, R3, R4 when the free run frequency f0 sets the pitch to + or -0%. The lock range of the PLL is acted largely by the setting of the free run frequency f0. The analog electronic switch 5' is changed over so as to attain the free run frequency most suited to the pitch while using the control signal to select R5, R6...Rn thereby varying the Ve.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_epo_espacenet_JPS6239916A |
| source | esp@cenet |
| subjects | AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES BASIC ELECTRONIC CIRCUITRY ELECTRICITY |
| title | PLL CIRCUIT |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-16T13%3A57%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=ABIRU%20SEIICHI&rft.date=1987-02-20&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS6239916A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |