DISPLAY CONTROLLER

PURPOSE:To improve the system processing efficiency by using plural display control parts including the ruled line producing circuits. CONSTITUTION:The output signals 211 and 212 of both display control parts 1 and 2 are switched alternately by a switching circuit 10 for each cycle of a dot clock si...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	KUBOTA KAZUMI, TANAKA KATSUMI, MURAZAKI SHIGERU, KITATSUME YOSHIAKI, ONODERA SUSUMU
Format:	Patent
Sprache:	eng
Schlagworte:	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING IMAGE DATA PROCESSING OR GENERATION, IN GENERAL PHYSICS
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	KUBOTA KAZUMI TANAKA KATSUMI MURAZAKI SHIGERU KITATSUME YOSHIAKI ONODERA SUSUMU
description	PURPOSE:To improve the system processing efficiency by using plural display control parts including the ruled line producing circuits. CONSTITUTION:The output signals 211 and 212 of both display control parts 1 and 2 are switched alternately by a switching circuit 10 for each cycle of a dot clock signal DOTCLK 208 and turned into a signal 205. This signal 205 is converted into an analog signal by a D/A converting circuit 11 and displayed on a CRT display 12. In a display mode of character font data, the font data is divided regularly into even and odd data by a parallel/serial converting circuit 8. These even and odd data are converted independently into parallel data 21 and 22 and supplied to the parts 1 and 2. The circuit 10 switches alternately the output data 211 and 212 of both parts 1 and 2 in response to the odd and even picture element data displayed on a screen respectively. Thus both data 211 and 212 are displayed on the display 12.
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS62254273A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS62254273A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS62254273A3</originalsourceid><addsrcrecordid>eNrjZBBy8QwO8HGMVHD29wsJ8vfxcQ3iYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxXgHBZkZGpiZG5saOxsSoAQBV1h6J</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DISPLAY CONTROLLER</title><source>esp@cenet</source><creator>KUBOTA KAZUMI ; TANAKA KATSUMI ; MURAZAKI SHIGERU ; KITATSUME YOSHIAKI ; ONODERA SUSUMU</creator><creatorcontrib>KUBOTA KAZUMI ; TANAKA KATSUMI ; MURAZAKI SHIGERU ; KITATSUME YOSHIAKI ; ONODERA SUSUMU</creatorcontrib><description>PURPOSE:To improve the system processing efficiency by using plural display control parts including the ruled line producing circuits. CONSTITUTION:The output signals 211 and 212 of both display control parts 1 and 2 are switched alternately by a switching circuit 10 for each cycle of a dot clock signal DOTCLK 208 and turned into a signal 205. This signal 205 is converted into an analog signal by a D/A converting circuit 11 and displayed on a CRT display 12. In a display mode of character font data, the font data is divided regularly into even and odd data by a parallel/serial converting circuit 8. These even and odd data are converted independently into parallel data 21 and 22 and supplied to the parts 1 and 2. The circuit 10 switches alternately the output data 211 and 212 of both parts 1 and 2 in response to the odd and even picture element data displayed on a screen respectively. Thus both data 211 and 212 are displayed on the display 12.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; IMAGE DATA PROCESSING OR GENERATION, IN GENERAL ; PHYSICS</subject><creationdate>1987</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19871106&DB=EPODOC&CC=JP&NR=S62254273A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25543,76294</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19871106&DB=EPODOC&CC=JP&NR=S62254273A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KUBOTA KAZUMI</creatorcontrib><creatorcontrib>TANAKA KATSUMI</creatorcontrib><creatorcontrib>MURAZAKI SHIGERU</creatorcontrib><creatorcontrib>KITATSUME YOSHIAKI</creatorcontrib><creatorcontrib>ONODERA SUSUMU</creatorcontrib><title>DISPLAY CONTROLLER</title><description>PURPOSE:To improve the system processing efficiency by using plural display control parts including the ruled line producing circuits. CONSTITUTION:The output signals 211 and 212 of both display control parts 1 and 2 are switched alternately by a switching circuit 10 for each cycle of a dot clock signal DOTCLK 208 and turned into a signal 205. This signal 205 is converted into an analog signal by a D/A converting circuit 11 and displayed on a CRT display 12. In a display mode of character font data, the font data is divided regularly into even and odd data by a parallel/serial converting circuit 8. These even and odd data are converted independently into parallel data 21 and 22 and supplied to the parts 1 and 2. The circuit 10 switches alternately the output data 211 and 212 of both parts 1 and 2 in response to the odd and even picture element data displayed on a screen respectively. Thus both data 211 and 212 are displayed on the display 12.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1987</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBBy8QwO8HGMVHD29wsJ8vfxcQ3iYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxXgHBZkZGpiZG5saOxsSoAQBV1h6J</recordid><startdate>19871106</startdate><enddate>19871106</enddate><creator>KUBOTA KAZUMI</creator><creator>TANAKA KATSUMI</creator><creator>MURAZAKI SHIGERU</creator><creator>KITATSUME YOSHIAKI</creator><creator>ONODERA SUSUMU</creator><scope>EVB</scope></search><sort><creationdate>19871106</creationdate><title>DISPLAY CONTROLLER</title><author>KUBOTA KAZUMI ; TANAKA KATSUMI ; MURAZAKI SHIGERU ; KITATSUME YOSHIAKI ; ONODERA SUSUMU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS62254273A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1987</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>IMAGE DATA PROCESSING OR GENERATION, IN GENERAL</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>KUBOTA KAZUMI</creatorcontrib><creatorcontrib>TANAKA KATSUMI</creatorcontrib><creatorcontrib>MURAZAKI SHIGERU</creatorcontrib><creatorcontrib>KITATSUME YOSHIAKI</creatorcontrib><creatorcontrib>ONODERA SUSUMU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KUBOTA KAZUMI</au><au>TANAKA KATSUMI</au><au>MURAZAKI SHIGERU</au><au>KITATSUME YOSHIAKI</au><au>ONODERA SUSUMU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DISPLAY CONTROLLER</title><date>1987-11-06</date><risdate>1987</risdate><abstract>PURPOSE:To improve the system processing efficiency by using plural display control parts including the ruled line producing circuits. CONSTITUTION:The output signals 211 and 212 of both display control parts 1 and 2 are switched alternately by a switching circuit 10 for each cycle of a dot clock signal DOTCLK 208 and turned into a signal 205. This signal 205 is converted into an analog signal by a D/A converting circuit 11 and displayed on a CRT display 12. In a display mode of character font data, the font data is divided regularly into even and odd data by a parallel/serial converting circuit 8. These even and odd data are converted independently into parallel data 21 and 22 and supplied to the parts 1 and 2. The circuit 10 switches alternately the output data 211 and 212 of both parts 1 and 2 in response to the odd and even picture element data displayed on a screen respectively. Thus both data 211 and 212 are displayed on the display 12.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_JPS62254273A
source	esp@cenet
subjects	CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING IMAGE DATA PROCESSING OR GENERATION, IN GENERAL PHYSICS
title	DISPLAY CONTROLLER
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-23T04%3A09%3A48IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KUBOTA%20KAZUMI&rft.date=1987-11-06&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS62254273A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true