OUTPUT CIRCUIT

PURPOSE:To reduce the power consumption by preparing plural number of resistors of a phase split stage of a TTL output circuit used for a gate array and selecting a resistor optionally by the same process as the internal wiring process. CONSTITUTION:A resistor connected between a collector of a phas...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
1. Verfasser:	TAKAGAKI TAKASHI
Format:	Patent
Sprache:	eng
Schlagworte:	BASIC ELECTRIC ELEMENTS BASIC ELECTRONIC CIRCUITRY ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY PULSE TECHNIQUE SEMICONDUCTOR DEVICES
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	TAKAGAKI TAKASHI
description	PURPOSE:To reduce the power consumption by preparing plural number of resistors of a phase split stage of a TTL output circuit used for a gate array and selecting a resistor optionally by the same process as the internal wiring process. CONSTITUTION:A resistor connected between a collector of a phase split transistor(TR) and a power supply Vcc in the title circuit is not fixed but three resistors R7, R8 and R9, an optimum resistor is selected according to a required output drive current, and one of them is connected to the collector of the TR Q3. The selective connection of the resistors is executed in the normal wiring process. In selecting the resistance values as R7
format	Patent
fullrecord	<record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS62171226A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS62171226A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS62171226A3</originalsourceid><addsrcrecordid>eNrjZODzDw0JCA1RcPYMcg71DOFhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAcFmRobmhkZGZo7GxKgBAOHCHWc</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>OUTPUT CIRCUIT</title><source>esp@cenet</source><creator>TAKAGAKI TAKASHI</creator><creatorcontrib>TAKAGAKI TAKASHI</creatorcontrib><description>PURPOSE:To reduce the power consumption by preparing plural number of resistors of a phase split stage of a TTL output circuit used for a gate array and selecting a resistor optionally by the same process as the internal wiring process. CONSTITUTION:A resistor connected between a collector of a phase split transistor(TR) and a power supply Vcc in the title circuit is not fixed but three resistors R7, R8 and R9, an optimum resistor is selected according to a required output drive current, and one of them is connected to the collector of the TR Q3. The selective connection of the resistors is executed in the normal wiring process. In selecting the resistance values as R7<R8<R9, when the resistor R7 is selected, the base current when the output TR Q6 is turned on is largest, the drive current of the output TR Q4 is maximized and when the resistor R9 is selected, the drive current of the output TR Q6 is minimized.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; BASIC ELECTRONIC CIRCUITRY ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; PULSE TECHNIQUE ; SEMICONDUCTOR DEVICES</subject><creationdate>1987</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19870728&DB=EPODOC&CC=JP&NR=S62171226A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19870728&DB=EPODOC&CC=JP&NR=S62171226A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TAKAGAKI TAKASHI</creatorcontrib><title>OUTPUT CIRCUIT</title><description>PURPOSE:To reduce the power consumption by preparing plural number of resistors of a phase split stage of a TTL output circuit used for a gate array and selecting a resistor optionally by the same process as the internal wiring process. CONSTITUTION:A resistor connected between a collector of a phase split transistor(TR) and a power supply Vcc in the title circuit is not fixed but three resistors R7, R8 and R9, an optimum resistor is selected according to a required output drive current, and one of them is connected to the collector of the TR Q3. The selective connection of the resistors is executed in the normal wiring process. In selecting the resistance values as R7<R8<R9, when the resistor R7 is selected, the base current when the output TR Q6 is turned on is largest, the drive current of the output TR Q4 is maximized and when the resistor R9 is selected, the drive current of the output TR Q6 is minimized.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>PULSE TECHNIQUE</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1987</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZODzDw0JCA1RcPYMcg71DOFhYE1LzClO5YXS3AyKbq4hzh66qQX58anFBYnJqXmpJfFeAcFmRobmhkZGZo7GxKgBAOHCHWc</recordid><startdate>19870728</startdate><enddate>19870728</enddate><creator>TAKAGAKI TAKASHI</creator><scope>EVB</scope></search><sort><creationdate>19870728</creationdate><title>OUTPUT CIRCUIT</title><author>TAKAGAKI TAKASHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS62171226A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1987</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>PULSE TECHNIQUE</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>TAKAGAKI TAKASHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TAKAGAKI TAKASHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>OUTPUT CIRCUIT</title><date>1987-07-28</date><risdate>1987</risdate><abstract>PURPOSE:To reduce the power consumption by preparing plural number of resistors of a phase split stage of a TTL output circuit used for a gate array and selecting a resistor optionally by the same process as the internal wiring process. CONSTITUTION:A resistor connected between a collector of a phase split transistor(TR) and a power supply Vcc in the title circuit is not fixed but three resistors R7, R8 and R9, an optimum resistor is selected according to a required output drive current, and one of them is connected to the collector of the TR Q3. The selective connection of the resistors is executed in the normal wiring process. In selecting the resistance values as R7<R8<R9, when the resistor R7 is selected, the base current when the output TR Q6 is turned on is largest, the drive current of the output TR Q4 is maximized and when the resistor R9 is selected, the drive current of the output TR Q6 is minimized.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_epo_espacenet_JPS62171226A
source	esp@cenet
subjects	BASIC ELECTRIC ELEMENTS BASIC ELECTRONIC CIRCUITRY ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY PULSE TECHNIQUE SEMICONDUCTOR DEVICES
title	OUTPUT CIRCUIT
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T12%3A40%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TAKAGAKI%20TAKASHI&rft.date=1987-07-28&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS62171226A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true