MANUFACTURE OF SEMICONDUCTOR ELEMENT

PURPOSE:To prevent the generation of the dielectric breakdown of a gate insulating film by forming an insulating film onto a polycrystalline silicon film constituting a semiconductor layer and an electrode onto the insulating film and using a diffusion method in order to dope an impurity. CONSTITUTI...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: MIKI HIDEJIRO, SUZUKI ZENZO
Format: Patent
Sprache:eng
Schlagworte:
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator MIKI HIDEJIRO
SUZUKI ZENZO
description PURPOSE:To prevent the generation of the dielectric breakdown of a gate insulating film by forming an insulating film onto a polycrystalline silicon film constituting a semiconductor layer and an electrode onto the insulating film and using a diffusion method in order to dope an impurity. CONSTITUTION:Quite the same formation as conventional devices is conducted, and phosphrous is diffused to the whole upper surface, thus intruding phosphorous to a polycrystalline silicon film 2, then shaping a phosphorus glass film 7 on the surface. Since a gate electrode 5 is also formed by polycrystalline silicon, phosphorus is also diffused to the gate electrode 5, and the phosphorus glass film 7 is also shaped to the surface of the gate electrode. When the phosphorus glass film 7 on the upper surface is removed, a TFT with source-drain regions 8 through the diffusion of an n-type impurity is acquired. Accordingly, a diffusion method is used without employing an ion implantation method in order to dope the impurity to the polycryatalline silicon film, on the surface thereof the electrode is shaped through an insulating film, thus preventing the breakdown of the insulating film due to a charge-up, then improving yield on the manufacture of a semiconductor element.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS61222173A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS61222173A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS61222173A3</originalsourceid><addsrcrecordid>eNrjZFDxdfQLdXN0DgkNclXwd1MIdvX1dPb3cwl1DvEPUnD1cfV19QvhYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxXgHBZoZGRkaG5saOxsSoAQCVPiNs</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MANUFACTURE OF SEMICONDUCTOR ELEMENT</title><source>esp@cenet</source><creator>MIKI HIDEJIRO ; SUZUKI ZENZO</creator><creatorcontrib>MIKI HIDEJIRO ; SUZUKI ZENZO</creatorcontrib><description>PURPOSE:To prevent the generation of the dielectric breakdown of a gate insulating film by forming an insulating film onto a polycrystalline silicon film constituting a semiconductor layer and an electrode onto the insulating film and using a diffusion method in order to dope an impurity. CONSTITUTION:Quite the same formation as conventional devices is conducted, and phosphrous is diffused to the whole upper surface, thus intruding phosphorous to a polycrystalline silicon film 2, then shaping a phosphorus glass film 7 on the surface. Since a gate electrode 5 is also formed by polycrystalline silicon, phosphorus is also diffused to the gate electrode 5, and the phosphorus glass film 7 is also shaped to the surface of the gate electrode. When the phosphorus glass film 7 on the upper surface is removed, a TFT with source-drain regions 8 through the diffusion of an n-type impurity is acquired. Accordingly, a diffusion method is used without employing an ion implantation method in order to dope the impurity to the polycryatalline silicon film, on the surface thereof the electrode is shaped through an insulating film, thus preventing the breakdown of the insulating film due to a charge-up, then improving yield on the manufacture of a semiconductor element.</description><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1986</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19861002&amp;DB=EPODOC&amp;CC=JP&amp;NR=S61222173A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,309,781,886,25569,76552</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19861002&amp;DB=EPODOC&amp;CC=JP&amp;NR=S61222173A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>MIKI HIDEJIRO</creatorcontrib><creatorcontrib>SUZUKI ZENZO</creatorcontrib><title>MANUFACTURE OF SEMICONDUCTOR ELEMENT</title><description>PURPOSE:To prevent the generation of the dielectric breakdown of a gate insulating film by forming an insulating film onto a polycrystalline silicon film constituting a semiconductor layer and an electrode onto the insulating film and using a diffusion method in order to dope an impurity. CONSTITUTION:Quite the same formation as conventional devices is conducted, and phosphrous is diffused to the whole upper surface, thus intruding phosphorous to a polycrystalline silicon film 2, then shaping a phosphorus glass film 7 on the surface. Since a gate electrode 5 is also formed by polycrystalline silicon, phosphorus is also diffused to the gate electrode 5, and the phosphorus glass film 7 is also shaped to the surface of the gate electrode. When the phosphorus glass film 7 on the upper surface is removed, a TFT with source-drain regions 8 through the diffusion of an n-type impurity is acquired. Accordingly, a diffusion method is used without employing an ion implantation method in order to dope the impurity to the polycryatalline silicon film, on the surface thereof the electrode is shaped through an insulating film, thus preventing the breakdown of the insulating film due to a charge-up, then improving yield on the manufacture of a semiconductor element.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1986</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDxdfQLdXN0DgkNclXwd1MIdvX1dPb3cwl1DvEPUnD1cfV19QvhYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxXgHBZoZGRkaG5saOxsSoAQCVPiNs</recordid><startdate>19861002</startdate><enddate>19861002</enddate><creator>MIKI HIDEJIRO</creator><creator>SUZUKI ZENZO</creator><scope>EVB</scope></search><sort><creationdate>19861002</creationdate><title>MANUFACTURE OF SEMICONDUCTOR ELEMENT</title><author>MIKI HIDEJIRO ; SUZUKI ZENZO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS61222173A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1986</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>MIKI HIDEJIRO</creatorcontrib><creatorcontrib>SUZUKI ZENZO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>MIKI HIDEJIRO</au><au>SUZUKI ZENZO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MANUFACTURE OF SEMICONDUCTOR ELEMENT</title><date>1986-10-02</date><risdate>1986</risdate><abstract>PURPOSE:To prevent the generation of the dielectric breakdown of a gate insulating film by forming an insulating film onto a polycrystalline silicon film constituting a semiconductor layer and an electrode onto the insulating film and using a diffusion method in order to dope an impurity. CONSTITUTION:Quite the same formation as conventional devices is conducted, and phosphrous is diffused to the whole upper surface, thus intruding phosphorous to a polycrystalline silicon film 2, then shaping a phosphorus glass film 7 on the surface. Since a gate electrode 5 is also formed by polycrystalline silicon, phosphorus is also diffused to the gate electrode 5, and the phosphorus glass film 7 is also shaped to the surface of the gate electrode. When the phosphorus glass film 7 on the upper surface is removed, a TFT with source-drain regions 8 through the diffusion of an n-type impurity is acquired. Accordingly, a diffusion method is used without employing an ion implantation method in order to dope the impurity to the polycryatalline silicon film, on the surface thereof the electrode is shaped through an insulating film, thus preventing the breakdown of the insulating film due to a charge-up, then improving yield on the manufacture of a semiconductor element.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS61222173A
source esp@cenet
subjects BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
title MANUFACTURE OF SEMICONDUCTOR ELEMENT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-15T07%3A18%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=MIKI%20HIDEJIRO&rft.date=1986-10-02&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS61222173A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true