CHANGING POINT ENCODING CIRCUIT FOR EMPLOYING MEMORY
PURPOSE:To latch the 2nd latch circuit by equipping a memory circuit and the 2nd latch circuit between a latch circuit between a latch circuit and a parallel/serial shift register and code-converting a code character of four bits into the code system of a decode circuit at the reception side. CONSTI...
Gespeichert in:
1. Verfasser: | |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | KUROSAKI MASAHIKO |
description | PURPOSE:To latch the 2nd latch circuit by equipping a memory circuit and the 2nd latch circuit between a latch circuit between a latch circuit and a parallel/serial shift register and code-converting a code character of four bits into the code system of a decode circuit at the reception side. CONSTITUTION:Receiving an encoded reception data S20 and a quick clock S21, a changing point detection circuit C11 outputs signal lines S23 and S24 for showing at which phase the data S20 is encoded and the polarity S25 of the data. Receiving a clock S22, a clock generator circuit C12 outputs clocks S26-S29 having phases shifted by 90 deg. each. By the signal lines S23 and S24 a selection circuit C13 selects and outputs any one of four clocks S26-S29 to a signal line S30. Thus the code character of the changing point encoding system at the transmission side can be stored in a memory circuit without modifying the circuit constitution of the encoding circuit, and a code is converted in the memory circuit, whereby the code character can be converted into the one matching to the decoder circuit at the reception side to be transmitted. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS61116446A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS61116446A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS61116446A3</originalsourceid><addsrcrecordid>eNrjZDBx9nD0c_f0c1cI8Pf0C1Fw9XP2dwFxnT2DnEM9QxTc_IMUXH0DfPwjQaK-rr7-QZE8DKxpiTnFqbxQmptB0c01xNlDN7UgPz61uCAxOTUvtSTeKyDYzNDQ0MzExMzRmBg1ANP8J8Q</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>CHANGING POINT ENCODING CIRCUIT FOR EMPLOYING MEMORY</title><source>esp@cenet</source><creator>KUROSAKI MASAHIKO</creator><creatorcontrib>KUROSAKI MASAHIKO</creatorcontrib><description>PURPOSE:To latch the 2nd latch circuit by equipping a memory circuit and the 2nd latch circuit between a latch circuit between a latch circuit and a parallel/serial shift register and code-converting a code character of four bits into the code system of a decode circuit at the reception side. CONSTITUTION:Receiving an encoded reception data S20 and a quick clock S21, a changing point detection circuit C11 outputs signal lines S23 and S24 for showing at which phase the data S20 is encoded and the polarity S25 of the data. Receiving a clock S22, a clock generator circuit C12 outputs clocks S26-S29 having phases shifted by 90 deg. each. By the signal lines S23 and S24 a selection circuit C13 selects and outputs any one of four clocks S26-S29 to a signal line S30. Thus the code character of the changing point encoding system at the transmission side can be stored in a memory circuit without modifying the circuit constitution of the encoding circuit, and a code is converted in the memory circuit, whereby the code character can be converted into the one matching to the decoder circuit at the reception side to be transmitted.</description><language>eng</language><subject>ELECTRIC COMMUNICATION TECHNIQUE ; ELECTRICITY ; TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><creationdate>1986</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19860603&DB=EPODOC&CC=JP&NR=S61116446A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25555,76308</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19860603&DB=EPODOC&CC=JP&NR=S61116446A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>KUROSAKI MASAHIKO</creatorcontrib><title>CHANGING POINT ENCODING CIRCUIT FOR EMPLOYING MEMORY</title><description>PURPOSE:To latch the 2nd latch circuit by equipping a memory circuit and the 2nd latch circuit between a latch circuit between a latch circuit and a parallel/serial shift register and code-converting a code character of four bits into the code system of a decode circuit at the reception side. CONSTITUTION:Receiving an encoded reception data S20 and a quick clock S21, a changing point detection circuit C11 outputs signal lines S23 and S24 for showing at which phase the data S20 is encoded and the polarity S25 of the data. Receiving a clock S22, a clock generator circuit C12 outputs clocks S26-S29 having phases shifted by 90 deg. each. By the signal lines S23 and S24 a selection circuit C13 selects and outputs any one of four clocks S26-S29 to a signal line S30. Thus the code character of the changing point encoding system at the transmission side can be stored in a memory circuit without modifying the circuit constitution of the encoding circuit, and a code is converted in the memory circuit, whereby the code character can be converted into the one matching to the decoder circuit at the reception side to be transmitted.</description><subject>ELECTRIC COMMUNICATION TECHNIQUE</subject><subject>ELECTRICITY</subject><subject>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1986</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZDBx9nD0c_f0c1cI8Pf0C1Fw9XP2dwFxnT2DnEM9QxTc_IMUXH0DfPwjQaK-rr7-QZE8DKxpiTnFqbxQmptB0c01xNlDN7UgPz61uCAxOTUvtSTeKyDYzNDQ0MzExMzRmBg1ANP8J8Q</recordid><startdate>19860603</startdate><enddate>19860603</enddate><creator>KUROSAKI MASAHIKO</creator><scope>EVB</scope></search><sort><creationdate>19860603</creationdate><title>CHANGING POINT ENCODING CIRCUIT FOR EMPLOYING MEMORY</title><author>KUROSAKI MASAHIKO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS61116446A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1986</creationdate><topic>ELECTRIC COMMUNICATION TECHNIQUE</topic><topic>ELECTRICITY</topic><topic>TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION</topic><toplevel>online_resources</toplevel><creatorcontrib>KUROSAKI MASAHIKO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>KUROSAKI MASAHIKO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>CHANGING POINT ENCODING CIRCUIT FOR EMPLOYING MEMORY</title><date>1986-06-03</date><risdate>1986</risdate><abstract>PURPOSE:To latch the 2nd latch circuit by equipping a memory circuit and the 2nd latch circuit between a latch circuit between a latch circuit and a parallel/serial shift register and code-converting a code character of four bits into the code system of a decode circuit at the reception side. CONSTITUTION:Receiving an encoded reception data S20 and a quick clock S21, a changing point detection circuit C11 outputs signal lines S23 and S24 for showing at which phase the data S20 is encoded and the polarity S25 of the data. Receiving a clock S22, a clock generator circuit C12 outputs clocks S26-S29 having phases shifted by 90 deg. each. By the signal lines S23 and S24 a selection circuit C13 selects and outputs any one of four clocks S26-S29 to a signal line S30. Thus the code character of the changing point encoding system at the transmission side can be stored in a memory circuit without modifying the circuit constitution of the encoding circuit, and a code is converted in the memory circuit, whereby the code character can be converted into the one matching to the decoder circuit at the reception side to be transmitted.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_JPS61116446A |
source | esp@cenet |
subjects | ELECTRIC COMMUNICATION TECHNIQUE ELECTRICITY TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION |
title | CHANGING POINT ENCODING CIRCUIT FOR EMPLOYING MEMORY |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-14T20%3A13%3A38IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=KUROSAKI%20MASAHIKO&rft.date=1986-06-03&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS61116446A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |