INPUT AND OUTPUT DATA CONTROL SYSTEM

INPUT AND OUTPUT DATA CONTROL SYSTEM

PURPOSE:To test an input/output device easily by bringing the transmission of a strobe signal and its stop under the control of processor side. CONSTITUTION:When data is set in the register 2 of the input/output device from a processor 1 at the time of a test of the input/output device, the register...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: TSUTANO EIICHI, FUNAKI YASUO
Format: Patent
Sprache:eng
Schlagworte:
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator TSUTANO EIICHI
FUNAKI YASUO
description PURPOSE:To test an input/output device easily by bringing the transmission of a strobe signal and its stop under the control of processor side. CONSTITUTION:When data is set in the register 2 of the input/output device from a processor 1 at the time of a test of the input/output device, the register 2 of the input/output device is specified with an address signal of the nontransmission mode of a double address. No strobe signal is sent out to a strobe line 9 even after the data is set in the register 2, so data is not reset even when applied to the register 5 of a terminal device through a data bus 7. Therefore, the constitution corresponding to the disconnection state between the input/output device and terminal device is obtained and the input/output device is tested without exerting any influence upon the terminal device.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS6061857A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS6061857A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS6061857A3</originalsourceid><addsrcrecordid>eNrjZFDx9AsIDVFw9HNR8A8NATFdHEMcFZz9_UKC_H0UgiODQ1x9eRhY0xJzilN5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJvFdAsJmBmaGFqbmjMRFKAFAcIxc</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>INPUT AND OUTPUT DATA CONTROL SYSTEM</title><source>esp@cenet</source><creator>TSUTANO EIICHI ; FUNAKI YASUO</creator><creatorcontrib>TSUTANO EIICHI ; FUNAKI YASUO</creatorcontrib><description>PURPOSE:To test an input/output device easily by bringing the transmission of a strobe signal and its stop under the control of processor side. CONSTITUTION:When data is set in the register 2 of the input/output device from a processor 1 at the time of a test of the input/output device, the register 2 of the input/output device is specified with an address signal of the nontransmission mode of a double address. No strobe signal is sent out to a strobe line 9 even after the data is set in the register 2, so data is not reset even when applied to the register 5 of a terminal device through a data bus 7. Therefore, the constitution corresponding to the disconnection state between the input/output device and terminal device is obtained and the input/output device is tested without exerting any influence upon the terminal device.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1985</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19850409&amp;DB=EPODOC&amp;CC=JP&amp;NR=S6061857A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19850409&amp;DB=EPODOC&amp;CC=JP&amp;NR=S6061857A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>TSUTANO EIICHI</creatorcontrib><creatorcontrib>FUNAKI YASUO</creatorcontrib><title>INPUT AND OUTPUT DATA CONTROL SYSTEM</title><description>PURPOSE:To test an input/output device easily by bringing the transmission of a strobe signal and its stop under the control of processor side. CONSTITUTION:When data is set in the register 2 of the input/output device from a processor 1 at the time of a test of the input/output device, the register 2 of the input/output device is specified with an address signal of the nontransmission mode of a double address. No strobe signal is sent out to a strobe line 9 even after the data is set in the register 2, so data is not reset even when applied to the register 5 of a terminal device through a data bus 7. Therefore, the constitution corresponding to the disconnection state between the input/output device and terminal device is obtained and the input/output device is tested without exerting any influence upon the terminal device.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1985</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDx9AsIDVFw9HNR8A8NATFdHEMcFZz9_UKC_H0UgiODQ1x9eRhY0xJzilN5oTQ3g4Kba4izh25qQX58anFBYnJqXmpJvFdAsJmBmaGFqbmjMRFKAFAcIxc</recordid><startdate>19850409</startdate><enddate>19850409</enddate><creator>TSUTANO EIICHI</creator><creator>FUNAKI YASUO</creator><scope>EVB</scope></search><sort><creationdate>19850409</creationdate><title>INPUT AND OUTPUT DATA CONTROL SYSTEM</title><author>TSUTANO EIICHI ; FUNAKI YASUO</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS6061857A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1985</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>TSUTANO EIICHI</creatorcontrib><creatorcontrib>FUNAKI YASUO</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>TSUTANO EIICHI</au><au>FUNAKI YASUO</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>INPUT AND OUTPUT DATA CONTROL SYSTEM</title><date>1985-04-09</date><risdate>1985</risdate><abstract>PURPOSE:To test an input/output device easily by bringing the transmission of a strobe signal and its stop under the control of processor side. CONSTITUTION:When data is set in the register 2 of the input/output device from a processor 1 at the time of a test of the input/output device, the register 2 of the input/output device is specified with an address signal of the nontransmission mode of a double address. No strobe signal is sent out to a strobe line 9 even after the data is set in the register 2, so data is not reset even when applied to the register 5 of a terminal device through a data bus 7. Therefore, the constitution corresponding to the disconnection state between the input/output device and terminal device is obtained and the input/output device is tested without exerting any influence upon the terminal device.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS6061857A
source esp@cenet
subjects CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
title INPUT AND OUTPUT DATA CONTROL SYSTEM
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-08T10%3A46%3A41IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=TSUTANO%20EIICHI&rft.date=1985-04-09&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS6061857A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true