DIGITAL TYPE PHASE CONTROL CIRCUIT

DIGITAL TYPE PHASE CONTROL CIRCUIT

PURPOSE:To attain phase control with high accuracy by providing a gate circuit activated based on a phase difference of a feedback signal detected from a phase controlled circuit. CONSTITUTION:A reference signal generator 10 generates a frequency sufficiently higher than an output frequency, the fre...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: AWANO TSUNEO, MIYAYAMA TOSHIO, MASUZAWA ISAO, OKAZAWA MASUO, YAMAMOTO TSURASHI
Format: Patent
Sprache:eng
Schlagworte:
AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator AWANO TSUNEO
MIYAYAMA TOSHIO
MASUZAWA ISAO
OKAZAWA MASUO
YAMAMOTO TSURASHI
description PURPOSE:To attain phase control with high accuracy by providing a gate circuit activated based on a phase difference of a feedback signal detected from a phase controlled circuit. CONSTITUTION:A reference signal generator 10 generates a frequency sufficiently higher than an output frequency, the frequency is frequency-divided by a frequency divider 11 and outputted as an output signal phiA. On the other hand, an output signal phiB is outputted while being frequency-divided by a gate circuit 13 and a frequency divider 12 when the phase of feedback signals phiA', phiB' is balanced. When the phase of the feedback signals phiA', phiB' is unbalanced, the gate circuit 13 is controlled so as to increase/decrease the number of input pulses to the frequency divider 12 thereby controlling the phase difference between the output signals phiA and phiB. Thus, the phase control with high accuracy is attained.
format Patent
fullrecord <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS60214116A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS60214116A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS60214116A3</originalsourceid><addsrcrecordid>eNrjZFBy8XT3DHH0UQiJDHBVCPBwDHZVcPb3Cwny91Fw9gxyDvUM4WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8V4BwWYGRoYmhoZmjsbEqAEAPeAisA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>DIGITAL TYPE PHASE CONTROL CIRCUIT</title><source>esp@cenet</source><creator>AWANO TSUNEO ; MIYAYAMA TOSHIO ; MASUZAWA ISAO ; OKAZAWA MASUO ; YAMAMOTO TSURASHI</creator><creatorcontrib>AWANO TSUNEO ; MIYAYAMA TOSHIO ; MASUZAWA ISAO ; OKAZAWA MASUO ; YAMAMOTO TSURASHI</creatorcontrib><description>PURPOSE:To attain phase control with high accuracy by providing a gate circuit activated based on a phase difference of a feedback signal detected from a phase controlled circuit. CONSTITUTION:A reference signal generator 10 generates a frequency sufficiently higher than an output frequency, the frequency is frequency-divided by a frequency divider 11 and outputted as an output signal phiA. On the other hand, an output signal phiB is outputted while being frequency-divided by a gate circuit 13 and a frequency divider 12 when the phase of feedback signals phiA', phiB' is balanced. When the phase of the feedback signals phiA', phiB' is unbalanced, the gate circuit 13 is controlled so as to increase/decrease the number of input pulses to the frequency divider 12 thereby controlling the phase difference between the output signals phiA and phiB. Thus, the phase control with high accuracy is attained.</description><language>eng</language><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES ; BASIC ELECTRONIC CIRCUITRY ; ELECTRICITY</subject><creationdate>1985</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19851026&amp;DB=EPODOC&amp;CC=JP&amp;NR=S60214116A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&amp;date=19851026&amp;DB=EPODOC&amp;CC=JP&amp;NR=S60214116A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>AWANO TSUNEO</creatorcontrib><creatorcontrib>MIYAYAMA TOSHIO</creatorcontrib><creatorcontrib>MASUZAWA ISAO</creatorcontrib><creatorcontrib>OKAZAWA MASUO</creatorcontrib><creatorcontrib>YAMAMOTO TSURASHI</creatorcontrib><title>DIGITAL TYPE PHASE CONTROL CIRCUIT</title><description>PURPOSE:To attain phase control with high accuracy by providing a gate circuit activated based on a phase difference of a feedback signal detected from a phase controlled circuit. CONSTITUTION:A reference signal generator 10 generates a frequency sufficiently higher than an output frequency, the frequency is frequency-divided by a frequency divider 11 and outputted as an output signal phiA. On the other hand, an output signal phiB is outputted while being frequency-divided by a gate circuit 13 and a frequency divider 12 when the phase of feedback signals phiA', phiB' is balanced. When the phase of the feedback signals phiA', phiB' is unbalanced, the gate circuit 13 is controlled so as to increase/decrease the number of input pulses to the frequency divider 12 thereby controlling the phase difference between the output signals phiA and phiB. Thus, the phase control with high accuracy is attained.</description><subject>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</subject><subject>BASIC ELECTRONIC CIRCUITRY</subject><subject>ELECTRICITY</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1985</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFBy8XT3DHH0UQiJDHBVCPBwDHZVcPb3Cwny91Fw9gxyDvUM4WFgTUvMKU7lhdLcDIpuriHOHrqpBfnxqcUFicmpeakl8V4BwWYGRoYmhoZmjsbEqAEAPeAisA</recordid><startdate>19851026</startdate><enddate>19851026</enddate><creator>AWANO TSUNEO</creator><creator>MIYAYAMA TOSHIO</creator><creator>MASUZAWA ISAO</creator><creator>OKAZAWA MASUO</creator><creator>YAMAMOTO TSURASHI</creator><scope>EVB</scope></search><sort><creationdate>19851026</creationdate><title>DIGITAL TYPE PHASE CONTROL CIRCUIT</title><author>AWANO TSUNEO ; MIYAYAMA TOSHIO ; MASUZAWA ISAO ; OKAZAWA MASUO ; YAMAMOTO TSURASHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS60214116A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1985</creationdate><topic>AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES</topic><topic>BASIC ELECTRONIC CIRCUITRY</topic><topic>ELECTRICITY</topic><toplevel>online_resources</toplevel><creatorcontrib>AWANO TSUNEO</creatorcontrib><creatorcontrib>MIYAYAMA TOSHIO</creatorcontrib><creatorcontrib>MASUZAWA ISAO</creatorcontrib><creatorcontrib>OKAZAWA MASUO</creatorcontrib><creatorcontrib>YAMAMOTO TSURASHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>AWANO TSUNEO</au><au>MIYAYAMA TOSHIO</au><au>MASUZAWA ISAO</au><au>OKAZAWA MASUO</au><au>YAMAMOTO TSURASHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>DIGITAL TYPE PHASE CONTROL CIRCUIT</title><date>1985-10-26</date><risdate>1985</risdate><abstract>PURPOSE:To attain phase control with high accuracy by providing a gate circuit activated based on a phase difference of a feedback signal detected from a phase controlled circuit. CONSTITUTION:A reference signal generator 10 generates a frequency sufficiently higher than an output frequency, the frequency is frequency-divided by a frequency divider 11 and outputted as an output signal phiA. On the other hand, an output signal phiB is outputted while being frequency-divided by a gate circuit 13 and a frequency divider 12 when the phase of feedback signals phiA', phiB' is balanced. When the phase of the feedback signals phiA', phiB' is unbalanced, the gate circuit 13 is controlled so as to increase/decrease the number of input pulses to the frequency divider 12 thereby controlling the phase difference between the output signals phiA and phiB. Thus, the phase control with high accuracy is attained.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_epo_espacenet_JPS60214116A
source esp@cenet
subjects AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATIONOF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
title DIGITAL TYPE PHASE CONTROL CIRCUIT
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T08%3A42%3A10IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=AWANO%20TSUNEO&rft.date=1985-10-26&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS60214116A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true