MANUFACTURE OF SEMICONDUCTOR ELEMENT
PURPOSE:To contrive the improvement of element characteristics and reliability by forming the shallow junction of a conductive region and reducing the noise by unnecessitating high-accuracy mask alignment by a method wherein a poly Si film having the same properties as the substrate Si is formed in...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | IKE MASAHIRO NAGAYAMA HIROSHI TAKAHASHI SEIICHI UENISHI KATSUZOU |
description | PURPOSE:To contrive the improvement of element characteristics and reliability by forming the shallow junction of a conductive region and reducing the noise by unnecessitating high-accuracy mask alignment by a method wherein a poly Si film having the same properties as the substrate Si is formed in the upper layer of the substrate. CONSTITUTION:An SiO2 film 11a and the poly Si film 13 having the same properties as the n type Si substrate 1 are formed on the substrate 1. A p type impurity is ion-implanted to an active base region 12. An Si3N4 film 15a, an SiO2 film 14a, an Si3N4 film 15b, and an SiO2 film 14b are formed and made as a mask, an oxide film 11b produced by oxidation of the Si film 13 formed by steam oxidation, and a base contact window and an emitter diffused window are formed at the same time. After removal of the films 15a, 15b, 14a, and 14b, a base contact region 17 and an emitter region 18 are formed by ion implantation of p type and n type impurities to each by the use of resist, and then by annealing. Finally, a base electrode 19 and an emitter electrode 20 are formed. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS60145659A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS60145659A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS60145659A3</originalsourceid><addsrcrecordid>eNrjZFDxdfQLdXN0DgkNclXwd1MIdvX1dPb3cwl1DvEPUnD1cfV19QvhYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxXgHBZgaGJqZmppaOxsSoAQCXUiOE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>MANUFACTURE OF SEMICONDUCTOR ELEMENT</title><source>esp@cenet</source><creator>IKE MASAHIRO ; NAGAYAMA HIROSHI ; TAKAHASHI SEIICHI ; UENISHI KATSUZOU</creator><creatorcontrib>IKE MASAHIRO ; NAGAYAMA HIROSHI ; TAKAHASHI SEIICHI ; UENISHI KATSUZOU</creatorcontrib><description>PURPOSE:To contrive the improvement of element characteristics and reliability by forming the shallow junction of a conductive region and reducing the noise by unnecessitating high-accuracy mask alignment by a method wherein a poly Si film having the same properties as the substrate Si is formed in the upper layer of the substrate. CONSTITUTION:An SiO2 film 11a and the poly Si film 13 having the same properties as the n type Si substrate 1 are formed on the substrate 1. A p type impurity is ion-implanted to an active base region 12. An Si3N4 film 15a, an SiO2 film 14a, an Si3N4 film 15b, and an SiO2 film 14b are formed and made as a mask, an oxide film 11b produced by oxidation of the Si film 13 formed by steam oxidation, and a base contact window and an emitter diffused window are formed at the same time. After removal of the films 15a, 15b, 14a, and 14b, a base contact region 17 and an emitter region 18 are formed by ion implantation of p type and n type impurities to each by the use of resist, and then by annealing. Finally, a base electrode 19 and an emitter electrode 20 are formed.</description><edition>4</edition><language>eng</language><subject>BASIC ELECTRIC ELEMENTS ; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ; ELECTRICITY ; SEMICONDUCTOR DEVICES</subject><creationdate>1985</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19850801&DB=EPODOC&CC=JP&NR=S60145659A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,776,881,25542,76289</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19850801&DB=EPODOC&CC=JP&NR=S60145659A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>IKE MASAHIRO</creatorcontrib><creatorcontrib>NAGAYAMA HIROSHI</creatorcontrib><creatorcontrib>TAKAHASHI SEIICHI</creatorcontrib><creatorcontrib>UENISHI KATSUZOU</creatorcontrib><title>MANUFACTURE OF SEMICONDUCTOR ELEMENT</title><description>PURPOSE:To contrive the improvement of element characteristics and reliability by forming the shallow junction of a conductive region and reducing the noise by unnecessitating high-accuracy mask alignment by a method wherein a poly Si film having the same properties as the substrate Si is formed in the upper layer of the substrate. CONSTITUTION:An SiO2 film 11a and the poly Si film 13 having the same properties as the n type Si substrate 1 are formed on the substrate 1. A p type impurity is ion-implanted to an active base region 12. An Si3N4 film 15a, an SiO2 film 14a, an Si3N4 film 15b, and an SiO2 film 14b are formed and made as a mask, an oxide film 11b produced by oxidation of the Si film 13 formed by steam oxidation, and a base contact window and an emitter diffused window are formed at the same time. After removal of the films 15a, 15b, 14a, and 14b, a base contact region 17 and an emitter region 18 are formed by ion implantation of p type and n type impurities to each by the use of resist, and then by annealing. Finally, a base electrode 19 and an emitter electrode 20 are formed.</description><subject>BASIC ELECTRIC ELEMENTS</subject><subject>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</subject><subject>ELECTRICITY</subject><subject>SEMICONDUCTOR DEVICES</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1985</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZFDxdfQLdXN0DgkNclXwd1MIdvX1dPb3cwl1DvEPUnD1cfV19QvhYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxXgHBZgaGJqZmppaOxsSoAQCXUiOE</recordid><startdate>19850801</startdate><enddate>19850801</enddate><creator>IKE MASAHIRO</creator><creator>NAGAYAMA HIROSHI</creator><creator>TAKAHASHI SEIICHI</creator><creator>UENISHI KATSUZOU</creator><scope>EVB</scope></search><sort><creationdate>19850801</creationdate><title>MANUFACTURE OF SEMICONDUCTOR ELEMENT</title><author>IKE MASAHIRO ; NAGAYAMA HIROSHI ; TAKAHASHI SEIICHI ; UENISHI KATSUZOU</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS60145659A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1985</creationdate><topic>BASIC ELECTRIC ELEMENTS</topic><topic>ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR</topic><topic>ELECTRICITY</topic><topic>SEMICONDUCTOR DEVICES</topic><toplevel>online_resources</toplevel><creatorcontrib>IKE MASAHIRO</creatorcontrib><creatorcontrib>NAGAYAMA HIROSHI</creatorcontrib><creatorcontrib>TAKAHASHI SEIICHI</creatorcontrib><creatorcontrib>UENISHI KATSUZOU</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>IKE MASAHIRO</au><au>NAGAYAMA HIROSHI</au><au>TAKAHASHI SEIICHI</au><au>UENISHI KATSUZOU</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>MANUFACTURE OF SEMICONDUCTOR ELEMENT</title><date>1985-08-01</date><risdate>1985</risdate><abstract>PURPOSE:To contrive the improvement of element characteristics and reliability by forming the shallow junction of a conductive region and reducing the noise by unnecessitating high-accuracy mask alignment by a method wherein a poly Si film having the same properties as the substrate Si is formed in the upper layer of the substrate. CONSTITUTION:An SiO2 film 11a and the poly Si film 13 having the same properties as the n type Si substrate 1 are formed on the substrate 1. A p type impurity is ion-implanted to an active base region 12. An Si3N4 film 15a, an SiO2 film 14a, an Si3N4 film 15b, and an SiO2 film 14b are formed and made as a mask, an oxide film 11b produced by oxidation of the Si film 13 formed by steam oxidation, and a base contact window and an emitter diffused window are formed at the same time. After removal of the films 15a, 15b, 14a, and 14b, a base contact region 17 and an emitter region 18 are formed by ion implantation of p type and n type impurities to each by the use of resist, and then by annealing. Finally, a base electrode 19 and an emitter electrode 20 are formed.</abstract><edition>4</edition><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_JPS60145659A |
source | esp@cenet |
subjects | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
title | MANUFACTURE OF SEMICONDUCTOR ELEMENT |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-09T22%3A15%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=IKE%20MASAHIRO&rft.date=1985-08-01&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS60145659A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |