STORAGE CONTROL SYSTEM
PURPOSE:To decrease the access conflicts, by providing fetching and storing buffer directories and address conversion buffers respectively. CONSTITUTION:The accesses are given to a fetching address conversion buffer 41, a fetching buffer directory 44, etc. with an operand fetching logic address and...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Schlagworte: | |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | WADA KENICHI KUBO KANJI SHINTANI YOUICHI |
description | PURPOSE:To decrease the access conflicts, by providing fetching and storing buffer directories and address conversion buffers respectively. CONSTITUTION:The accesses are given to a fetching address conversion buffer 41, a fetching buffer directory 44, etc. with an operand fetching logic address and an instruction given from a fetching logic address register 40. While a storing address conversion buffer 51 and a storing buffer directory 54 having same contents as the buffer 41 and the directory 44 respectively receive accesses by a logic address given from a logic address register 50 for storing. As a result, no access conflct occurs even though simultaneous and parallel accesses are carried out with fetching and storing logic addresses. Thus the access conflicts are decreased in a storage control time for a storage device containing a main storage device, a buffer storage device, etc. |
format | Patent |
fullrecord | <record><control><sourceid>epo_EVB</sourceid><recordid>TN_cdi_epo_espacenet_JPS5948879A</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>JPS5948879A</sourcerecordid><originalsourceid>FETCH-epo_espacenet_JPS5948879A3</originalsourceid><addsrcrecordid>eNrjZBALDvEPcnR3VXD29wsJ8vdRCI4MDnH15WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8V4BwaaWJhYW5paOxkQoAQCa5h9y</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>STORAGE CONTROL SYSTEM</title><source>esp@cenet</source><creator>WADA KENICHI ; KUBO KANJI ; SHINTANI YOUICHI</creator><creatorcontrib>WADA KENICHI ; KUBO KANJI ; SHINTANI YOUICHI</creatorcontrib><description>PURPOSE:To decrease the access conflicts, by providing fetching and storing buffer directories and address conversion buffers respectively. CONSTITUTION:The accesses are given to a fetching address conversion buffer 41, a fetching buffer directory 44, etc. with an operand fetching logic address and an instruction given from a fetching logic address register 40. While a storing address conversion buffer 51 and a storing buffer directory 54 having same contents as the buffer 41 and the directory 44 respectively receive accesses by a logic address given from a logic address register 50 for storing. As a result, no access conflct occurs even though simultaneous and parallel accesses are carried out with fetching and storing logic addresses. Thus the access conflicts are decreased in a storage control time for a storage device containing a main storage device, a buffer storage device, etc.</description><language>eng</language><subject>CALCULATING ; COMPUTING ; COUNTING ; ELECTRIC DIGITAL DATA PROCESSING ; PHYSICS</subject><creationdate>1984</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktohtml>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19840321&DB=EPODOC&CC=JP&NR=S5948879A$$EHTML$$P50$$Gepo$$Hfree_for_read</linktohtml><link.rule.ids>230,308,780,885,25564,76419</link.rule.ids><linktorsrc>$$Uhttps://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19840321&DB=EPODOC&CC=JP&NR=S5948879A$$EView_record_in_European_Patent_Office$$FView_record_in_$$GEuropean_Patent_Office$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>WADA KENICHI</creatorcontrib><creatorcontrib>KUBO KANJI</creatorcontrib><creatorcontrib>SHINTANI YOUICHI</creatorcontrib><title>STORAGE CONTROL SYSTEM</title><description>PURPOSE:To decrease the access conflicts, by providing fetching and storing buffer directories and address conversion buffers respectively. CONSTITUTION:The accesses are given to a fetching address conversion buffer 41, a fetching buffer directory 44, etc. with an operand fetching logic address and an instruction given from a fetching logic address register 40. While a storing address conversion buffer 51 and a storing buffer directory 54 having same contents as the buffer 41 and the directory 44 respectively receive accesses by a logic address given from a logic address register 50 for storing. As a result, no access conflct occurs even though simultaneous and parallel accesses are carried out with fetching and storing logic addresses. Thus the access conflicts are decreased in a storage control time for a storage device containing a main storage device, a buffer storage device, etc.</description><subject>CALCULATING</subject><subject>COMPUTING</subject><subject>COUNTING</subject><subject>ELECTRIC DIGITAL DATA PROCESSING</subject><subject>PHYSICS</subject><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>1984</creationdate><recordtype>patent</recordtype><sourceid>EVB</sourceid><recordid>eNrjZBALDvEPcnR3VXD29wsJ8vdRCI4MDnH15WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8V4BwaaWJhYW5paOxkQoAQCa5h9y</recordid><startdate>19840321</startdate><enddate>19840321</enddate><creator>WADA KENICHI</creator><creator>KUBO KANJI</creator><creator>SHINTANI YOUICHI</creator><scope>EVB</scope></search><sort><creationdate>19840321</creationdate><title>STORAGE CONTROL SYSTEM</title><author>WADA KENICHI ; KUBO KANJI ; SHINTANI YOUICHI</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-epo_espacenet_JPS5948879A3</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>1984</creationdate><topic>CALCULATING</topic><topic>COMPUTING</topic><topic>COUNTING</topic><topic>ELECTRIC DIGITAL DATA PROCESSING</topic><topic>PHYSICS</topic><toplevel>online_resources</toplevel><creatorcontrib>WADA KENICHI</creatorcontrib><creatorcontrib>KUBO KANJI</creatorcontrib><creatorcontrib>SHINTANI YOUICHI</creatorcontrib><collection>esp@cenet</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>WADA KENICHI</au><au>KUBO KANJI</au><au>SHINTANI YOUICHI</au><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>STORAGE CONTROL SYSTEM</title><date>1984-03-21</date><risdate>1984</risdate><abstract>PURPOSE:To decrease the access conflicts, by providing fetching and storing buffer directories and address conversion buffers respectively. CONSTITUTION:The accesses are given to a fetching address conversion buffer 41, a fetching buffer directory 44, etc. with an operand fetching logic address and an instruction given from a fetching logic address register 40. While a storing address conversion buffer 51 and a storing buffer directory 54 having same contents as the buffer 41 and the directory 44 respectively receive accesses by a logic address given from a logic address register 50 for storing. As a result, no access conflct occurs even though simultaneous and parallel accesses are carried out with fetching and storing logic addresses. Thus the access conflicts are decreased in a storage control time for a storage device containing a main storage device, a buffer storage device, etc.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_epo_espacenet_JPS5948879A |
source | esp@cenet |
subjects | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING PHYSICS |
title | STORAGE CONTROL SYSTEM |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T19%3A57%3A46IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-epo_EVB&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=WADA%20KENICHI&rft.date=1984-03-21&rft_id=info:doi/&rft_dat=%3Cepo_EVB%3EJPS5948879A%3C/epo_EVB%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |